

# 8-Mbit (1024 K × 8) Static RAM

## Features

- Very high speed: 45 ns
  - Wide voltage range: 2.20 V–3.60 V
- Pin compatible with CY62158DV30
- Ultra low standby power
  - Typical standby current: 2 μA
  - Maximum standby current: 8 μA
- Ultra low active power
  - Typical active current: 1.8 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball VFBGA and 44-pin TSOP II packages

## Functional Description


The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW). The eight input and output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH and WE LOW).

To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable (WE) input LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{19}$ ).

To read from the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and  $\overline{OE}$  LOW while forcing the WE HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, [click here](#).



## Logic Block Diagram



## Contents

|                                             |           |                                                      |           |
|---------------------------------------------|-----------|------------------------------------------------------|-----------|
| <b>Pin Configurations</b> .....             | <b>3</b>  | <b>Ordering Information</b> .....                    | <b>12</b> |
| <b>Product Portfolio</b> .....              | <b>3</b>  | Ordering Code Definitions .....                      | 12        |
| <b>Maximum Ratings</b> .....                | <b>4</b>  | <b>Package Diagrams</b> .....                        | <b>13</b> |
| <b>Operating Range</b> .....                | <b>4</b>  | <b>Acronyms</b> .....                                | <b>15</b> |
| <b>Electrical Characteristics</b> .....     | <b>4</b>  | <b>Document Conventions</b> .....                    | <b>15</b> |
| <b>Capacitance</b> .....                    | <b>5</b>  | Units of Measure .....                               | 15        |
| <b>Thermal Resistance</b> .....             | <b>5</b>  | <b>Document History Page</b> .....                   | <b>16</b> |
| <b>AC Test Loads and Waveforms</b> .....    | <b>5</b>  | <b>Sales, Solutions, and Legal Information</b> ..... | <b>18</b> |
| <b>Data Retention Characteristics</b> ..... | <b>6</b>  | Worldwide Sales and Design Support .....             | 18        |
| <b>Data Retention Waveform</b> .....        | <b>6</b>  | Products .....                                       | 18        |
| <b>Switching Characteristics</b> .....      | <b>7</b>  | PSoC® Solutions .....                                | 18        |
| <b>Switching Waveforms</b> .....            | <b>8</b>  | Cypress Developer Community .....                    | 18        |
| <b>Truth Table</b> .....                    | <b>11</b> | Technical Support .....                              | 18        |

## Pin Configurations

**Figure 1. 48-ball VFBGA pinout (Top View) [1]**

**Figure 2. 44-pin TSOP II pinout (Top View) [1]**


## Product Portfolio

| Product       | V <sub>CC</sub> Range (V) |                    |                      | Speed (ns) | Power Dissipation              |     |                    |     |                                |     |
|---------------|---------------------------|--------------------|----------------------|------------|--------------------------------|-----|--------------------|-----|--------------------------------|-----|
|               |                           |                    |                      |            | Operating I <sub>CC</sub> (mA) |     |                    |     | Standby, I <sub>SB2</sub> (μA) |     |
|               | f = 1 MHz                 |                    | f = f <sub>max</sub> |            |                                |     |                    |     |                                |     |
|               | Min                       | Typ <sup>[2]</sup> | Max                  |            | Typ <sup>[2]</sup>             | Max | Typ <sup>[2]</sup> | Max | Typ <sup>[2]</sup>             | Max |
| CY62158EV30LL | 2.2                       | 3.0                | 3.6                  | 45         | 1.8                            | 3   | 18                 | 25  | 2                              | 8   |

**Notes**

1. NC pins are not connected on the die.
2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

|                                                                       |                                 |
|-----------------------------------------------------------------------|---------------------------------|
| Storage Temperature .....                                             | -65 °C to +150 °C               |
| Ambient Temperature with Power Applied .....                          | -55 °C to +125 °C               |
| Supply Voltage to Ground Potential <sup>[3, 4]</sup> .....            | -0.3 V to $V_{CC(max)} + 0.3$ V |
| DC Voltage Applied to Outputs in High Z State <sup>[3, 4]</sup> ..... | -0.3 V to $V_{CC(max)} + 0.3$ V |

|                                                           |                                 |
|-----------------------------------------------------------|---------------------------------|
| DC Input Voltage <sup>[3, 4]</sup> .....                  | -0.3 V to $V_{CC(max)} + 0.3$ V |
| Output Current into Outputs (LOW) .....                   | 20 mA                           |
| Static Discharge Voltage (MIL-STD-883, Method 3015) ..... | > 2001 V                        |
| Latch up Current .....                                    | > 200 mA                        |

## Operating Range

| Product       | Range      | Ambient Temperature (T <sub>A</sub> ) | V <sub>CC</sub> <sup>[5]</sup> |
|---------------|------------|---------------------------------------|--------------------------------|
| CY62158EV30LL | Industrial | -40 °C to +85 °C                      | 2.2 V–3.6 V                    |

## Electrical Characteristics

Over the Operating Range

| Parameter                       | Description                                   | Test Conditions                                                                                                                                                                                                               | 45 ns |                    |                         | Unit |
|---------------------------------|-----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|--------------------|-------------------------|------|
|                                 |                                               |                                                                                                                                                                                                                               | Min   | Typ <sup>[6]</sup> | Max                     |      |
| V <sub>OH</sub>                 | Output HIGH voltage                           | I <sub>OH</sub> = -0.1 mA                                                                                                                                                                                                     | 2.0   | -                  | -                       | V    |
|                                 |                                               | I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> ≥ 2.70 V                                                                                                                                                                           | 2.4   | -                  | -                       | V    |
| V <sub>OL</sub>                 | Output LOW voltage                            | I <sub>OL</sub> = 0.1 mA                                                                                                                                                                                                      | -     | -                  | 0.4                     | V    |
|                                 |                                               | I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> ≥ 2.70 V                                                                                                                                                                            | -     | -                  | 0.4                     | V    |
| V <sub>IH</sub>                 | Input HIGH voltage                            | V <sub>CC</sub> = 2.2 V to 2.7 V                                                                                                                                                                                              | 1.8   | -                  | V <sub>CC</sub> + 0.3 V | V    |
|                                 |                                               | V <sub>CC</sub> = 2.7 V to 3.6 V                                                                                                                                                                                              | 2.2   | -                  | V <sub>CC</sub> + 0.3 V | V    |
| V <sub>IIL</sub>                | Input LOW voltage                             | V <sub>CC</sub> = 2.2 V to 2.7 V                                                                                                                                                                                              | -0.3  | -                  | 0.6                     | V    |
|                                 |                                               | V <sub>CC</sub> = 2.7 V to 3.6 V                                                                                                                                                                                              | -0.3  | -                  | 0.8                     | V    |
| I <sub>IX</sub>                 | Input leakage current                         | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>                                                                                                                                                                                        | -1    | -                  | +1                      | μA   |
| I <sub>OZ</sub>                 | Output leakage current                        | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled                                                                                                                                                                      | -1    | -                  | +1                      | μA   |
| I <sub>CC</sub>                 | V <sub>CC</sub> operating supply current      | f = f <sub>max</sub> = 1/t <sub>RC</sub>                                                                                                                                                                                      | -     | 18                 | 25                      | mA   |
|                                 |                                               | f = 1 MHz                                                                                                                                                                                                                     | -     | 1.8                | 3                       | mA   |
| I <sub>SB1</sub>                | Automatic CE power down current — CMOS Inputs | $\overline{CE}_1 \geq V_{CC} - 0.2$ V, CE <sub>2</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V, V <sub>IN</sub> ≤ 0.2 V, f = f <sub>max</sub> (Address and Data Only), f = 0 (OE and WE), V <sub>CC</sub> = 3.60 V | -     | 2                  | 8                       | μA   |
| I <sub>SB2</sub> <sup>[7]</sup> | Automatic CE Power down Current — CMOS inputs | CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2 V or CE <sub>2</sub> ≤ 0.2 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V or V <sub>IN</sub> ≤ 0.2 V, f = 0, V <sub>CC</sub> = 3.60 V                                                   | -     | 2                  | 8                       | μA   |

### Notes

- V<sub>I(L)(min)</sub> = -2.0 V for pulse durations less than 20 ns.
- V<sub>I(H)(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse duration less than 20 ns.
- Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

## Capacitance



| Parameter <sup>[8]</sup> | Description        | Test Conditions                                                           | Max | Unit |
|--------------------------|--------------------|---------------------------------------------------------------------------|-----|------|
| C <sub>IN</sub>          | Input capacitance  | T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub> | 10  | pF   |
| C <sub>OUT</sub>         | Output capacitance |                                                                           | 10  | pF   |

## Thermal Resistance

| Parameter <sup>[8]</sup> | Description                              | Test Conditions                                                        | 48-ball BGA | 44-pin TSOP II | Unit |
|--------------------------|------------------------------------------|------------------------------------------------------------------------|-------------|----------------|------|
| Θ <sub>JA</sub>          | Thermal resistance (junction to ambient) | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board | 72          | 76.88          | °C/W |
| Θ <sub>JC</sub>          | Thermal resistance (junction to case)    |                                                                        | 8.86        | 13.52          | °C/W |

## AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms



| Parameters      | 2.5 V | 3.0 V | Unit |
|-----------------|-------|-------|------|
| R1              | 16667 | 1103  | Ω    |
| R2              | 15385 | 1554  | Ω    |
| R <sub>TH</sub> | 8000  | 645   | Ω    |
| V <sub>TH</sub> | 1.20  | 1.75  | V    |

**Note**

8. Tested initially and after any design or process changes that may affect these parameters.


## Data Retention Characteristics

Over the Operating Range

| Parameter         | Description                          | Conditions                                                                                                                                                                              | Min | Typ <sup>[9]</sup> | Max | Unit          |
|-------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------|-----|---------------|
| $V_{DR}$          | $V_{CC}$ for data retention          |                                                                                                                                                                                         | 1.5 | –                  | –   | V             |
| $I_{CCDR}^{[10]}$ | Data retention current               | $V_{CC} = 1.5\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$<br>or $\overline{CE}_2 \leq 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$<br>or $V_{IN} \leq 0.2\text{ V}$ | –   | 2                  | 5   | $\mu\text{A}$ |
| $t_{CDR}^{[11]}$  | Chip deselect to data retention time |                                                                                                                                                                                         | 0   | –                  | –   | ns            |
| $t_R^{[12]}$      | Operation recovery time              |                                                                                                                                                                                         | 45  | –                  | –   | ns            |

## Data Retention Waveform

Figure 4. Data Retention Waveform



### Notes

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(\text{typ})}$ ,  $T_A = 25\text{ }^\circ\text{C}$ .
10. Chip enables ( $\overline{CE}_1$  and  $\overline{CE}_2$ ) must be at CMOS level to meet the  $I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.
11. Tested initially and after any design or process changes that may affect these parameters.
12. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(\text{min})} \geq 100\text{ }\mu\text{s}$  or stable at  $V_{CC(\text{min})} \geq 100\text{ }\mu\text{s}$ .

## Switching Characteristics

Over the Operating Range

| Parameter <sup>[13, 14]</sup>          | Description                                                        | 45 ns |     | Unit |
|----------------------------------------|--------------------------------------------------------------------|-------|-----|------|
|                                        |                                                                    | Min   | Max |      |
| <b>Read Cycle</b>                      |                                                                    |       |     |      |
| $t_{RC}$                               | Read cycle time                                                    | 45    | –   | ns   |
| $t_{AA}$                               | Address to data valid                                              | –     | 45  | ns   |
| $t_{OHA}$                              | Data Hold from address change                                      | 10    | –   | ns   |
| $t_{ACE}$                              | $\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid                | –     | 45  | ns   |
| $t_{DOE}$                              | $\overline{OE}$ LOW to data valid                                  | –     | 22  | ns   |
| $t_{LZOE}$                             | $\overline{OE}$ LOW to Low Z <sup>[15]</sup>                       | 5     | –   | ns   |
| $t_{HZOE}$                             | $\overline{OE}$ HIGH to High Z <sup>[15, 16]</sup>                 | –     | 18  | ns   |
| $t_{LZCE}$                             | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Low Z <sup>[15]</sup>     | 10    | –   | ns   |
| $t_{HZCE}$                             | $\overline{CE}_1$ HIGH or $CE_2$ LOW to High Z <sup>[15, 16]</sup> | –     | 18  | ns   |
| $t_{PU}$                               | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Power Up                  | 0     | –   | ns   |
| $t_{PD}$                               | $\overline{CE}_1$ HIGH or $CE_2$ LOW to Power Down                 | –     | 45  | ns   |
| <b>Write Cycle <sup>[17, 18]</sup></b> |                                                                    |       |     |      |
| $t_{WC}$                               | Write cycle time                                                   | 45    | –   | ns   |
| $t_{SCE}$                              | $\overline{CE}_1$ LOW and $CE_2$ HIGH to Write End                 | 35    | –   | ns   |
| $t_{AW}$                               | Address setup to Write End                                         | 35    | –   | ns   |
| $t_{HA}$                               | Address Hold from Write End                                        | 0     | –   | ns   |
| $t_{SA}$                               | Address setup to Write Start                                       | 0     | –   | ns   |
| $t_{PWE}$                              | $\overline{WE}$ pulse width                                        | 35    | –   | ns   |
| $t_{SD}$                               | Data setup to Write End                                            | 25    | –   | ns   |
| $t_{HD}$                               | Data Hold from Write End                                           | 0     | –   | ns   |
| $t_{HZWE}$                             | $\overline{WE}$ LOW to High Z <sup>[15, 16]</sup>                  | –     | 18  | ns   |
| $t_{LZWE}$                             | $\overline{WE}$ HIGH to Low Z <sup>[15]</sup>                      | 10    | –   | ns   |

### Notes

13. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN6311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in Figure 3 on page 5.
15. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
16.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.
17. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $CE_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
18. The minimum write cycle pulse width for Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be equal to the sum of  $t_{SD}$  and  $t_{HZWE}$ .

## Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [19, 20]





Figure 6. Read Cycle No. 2 ( $\overline{OE}$  Controlled) [20, 21]



### Notes

19. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

20. WE is HIGH for read cycle.

21. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{WE}$  Controlled) [22, 23, 24]





Figure 8. Write Cycle No. 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled) [22, 23, 24]




Notes

- 22. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 23. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 24. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.
- 25. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) [26, 28]



Notes

26. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.

27. During this period, the I/Os are in output state. Do not apply input signals.

28. The minimum write cycle pulse width should be equal to the sum of  $t_{SD}$  and  $t_{HZWE}$ .

**Truth Table**

| $\overline{CE}_1$ | $CE_2$            | $\overline{WE}$ | $\overline{OE}$ | Inputs/Outputs | Mode                       | Power                |
|-------------------|-------------------|-----------------|-----------------|----------------|----------------------------|----------------------|
| H                 | X <sup>[29]</sup> | X               | X               | High Z         | Deselect/Power down        | Standby ( $I_{SB}$ ) |
| X <sup>[29]</sup> | L                 | X               | X               | High Z         | Deselect/Power down        | Standby ( $I_{SB}$ ) |
| L                 | H                 | H               | L               | Data Out       | Read                       | Active ( $I_{CC}$ )  |
| L                 | H                 | L               | X               | Data In        | Write                      | Active ( $I_{CC}$ )  |
| L                 | H                 | H               | H               | High Z         | Selected, Outputs Disabled | Active ( $I_{CC}$ )  |

**Note**


29. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

### Ordering Information

| Speed (ns) | Ordering Code        | Package Diagram | Package Type                  | Operating Range |
|------------|----------------------|-----------------|-------------------------------|-----------------|
| 45         | CY62158EV30LL-45BVXI | 51-85150        | 48-ball VFBGA (Pb-free)       | Industrial      |
|            | CY62158EV30LL-45ZSXI | 51-85087        | 44-pin TSOP Type II (Pb-free) |                 |


Contact your local Cypress sales representative for availability of these parts.

### Ordering Code Definitions



Package Diagrams

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150




NOTE:  
 PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)  
 posted on the Cypress web.

51-85150 \*H

**Package Diagrams** (continued)

**Figure 11. 44-pin TSOP Z44-II Package Outline, 51-85087**



## Acronyms

| Acronym         | Description                             |
|-----------------|-----------------------------------------|
| $\overline{CE}$ | Chip Enable                             |
| CMOS            | Complementary Metal Oxide Semiconductor |
| I/O             | Input/Output                            |
| $\overline{OE}$ | Output Enable                           |
| RAM             | Random Access Memory                    |
| SRAM            | Static Random Access Memory             |
| TTL             | Transistor-Transistor Logic             |
| TSOP            | Thin Small Outline Package              |
| VFBGA           | Very Fine-Pitch Ball Grid Array         |
| $\overline{WE}$ | Write Enable                            |

## Document Conventions

### Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C     | degree Celsius  |
| MHz    | megahertz       |
| μA     | microampere     |
| μs     | microsecond     |
| mA     | milliampere     |
| mm     | millimeter      |
| ns     | nanosecond      |
| Ω      | ohm             |
| %      | percent         |
| pF     | picofarad       |
| V      | volt            |
| W      | watt            |

**Document History Page**

| Document Title: CY62158EV30 MoBL <sup>®</sup> , 8-Mbit (1024 K × 8) Static RAM |         |            |                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|--------------------------------------------------------------------------------|---------|------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Document Number: 38-05578                                                      |         |            |                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Rev.                                                                           | ECN No. | Issue Date | Orig. of Change | Description of Change                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| **                                                                             | 270329  | See ECN    | PCI             | New data sheet.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| *A                                                                             | 291271  | See ECN    | SYT             | Converted from Advance Information to Preliminary<br>Changed I <sub>CCDR</sub> from 4 to 4.5 μA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| *B                                                                             | 444306  | See ECN    | NXR             | Converted from Preliminary to Final.<br>Removed 35 ns speed bin<br>Removed "L" bin.<br>Removed 44 pin TSOP II package<br>Included 48 pin TSOP I package<br>Changed the I <sub>CC</sub> Typ value from 16 mA to 18 mA and I <sub>CC</sub> max value from 28 mA to 25 mA for test condition f = fax = 1/t <sub>RC</sub> .<br>Changed the I <sub>CC</sub> max value from 2.3 mA to 3 mA for test condition f = 1MHz.<br>Changed the I <sub>SB1</sub> and I <sub>SB2</sub> max value from 4.5 μA to 8 μA and Typ value from 0.9 μA to 2 μA respectively.<br>Updated Thermal Resistance table<br>Changed Test Load Capacitance from 50 pF to 30 pF.<br>Added Typ value for I <sub>CCDR</sub> .<br>Changed the I <sub>CCDR</sub> max value from 4.5 μA to 5 μA<br>Corrected t <sub>R</sub> in Data Retention Characteristics from 100 μs to t <sub>RC</sub> ns<br>Changed t <sub>LZOE</sub> from 3 to 5<br>Changed t <sub>LZCE</sub> from 6 to 10<br>Changed t <sub>HZCE</sub> from 22 to 18<br>Changed t <sub>PWE</sub> from 30 to 35<br>Changed t <sub>SD</sub> from 22 to 25<br>Changed t <sub>LZWE</sub> from 6 to 10<br>Updated the ordering information and replaced the Package Name column with Package Diagram. |
| *C                                                                             | 467052  | See ECN    | NXR             | Included 44 pin TSOP II package in Product Offering.<br>Removed TSOP I package; Added reference to CY62157EV30 TSOP I<br>Updated the ordering information table                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| *D                                                                             | 1015643 | See ECN    | VKN             | Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| *E                                                                             | 2934396 | 06/03/10   | VKN             | Added footnote #21 related to chip enable<br>Updated package diagrams<br>Updated to new template.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| *F                                                                             | 3110202 | 12/14/2010 | PRAS            | Updated Logic Block Diagram and Package Diagram.<br>Added Ordering Code Definitions.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| *G                                                                             | 3269641 | 05/30/2011 | RAME            | Updated <a href="#">Features</a> .<br>Removed the note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com." and its reference in <a href="#">Functional Description</a> .<br>Updated <a href="#">Data Retention Characteristics</a> .<br>Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> .<br>Updated to new template.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| *H                                                                             | 3598409 | 04/24/2012 | TAVA            | Updated <a href="#">Package Diagrams</a> :<br>spec 51-85150 – Changed revision from *F to *G.<br>spec 51-85087 – Changed revision from *C to *D.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| *I                                                                             | 4100078 | 08/20/2013 | VINI            | Updated <a href="#">Switching Characteristics</a> :<br>Added Note 13 and referred the same note in "Parameter" column.<br>Updated <a href="#">Package Diagrams</a> :<br>spec 51-85150 – Changed revision from *G to *H.<br>spec 51-85087 – Changed revision from *D to *E.<br>Updated to new template.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |



**Document History Page** (continued)

| Document Title: CY62158EV30 MoBL <sup>®</sup> , 8-Mbit (1024 K × 8) Static RAM |         |            |                 |                                                                                                                                                                                                                                                                                                                                                                                                    |
|--------------------------------------------------------------------------------|---------|------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Document Number: 38-05578                                                      |         |            |                 |                                                                                                                                                                                                                                                                                                                                                                                                    |
| Rev.                                                                           | ECN No. | Issue Date | Orig. of Change | Description of Change                                                                                                                                                                                                                                                                                                                                                                              |
| *J                                                                             | 4576526 | 11/21/2014 | VINI            | Updated <a href="#">Functional Description</a> :<br>Added "For a complete list of related documentation, <a href="#">click here</a> ." at the end.<br>Updated <a href="#">Switching Characteristics</a> :<br>Added Note 18 and referred the same note in "Write Cycle".<br>Updated <a href="#">Switching Waveforms</a> :<br>Added Note 28 and referred the same note in <a href="#">Figure 9</a> . |
| *K                                                                             | 4790694 | 06/08/2015 | VINI            | Updated <a href="#">Maximum Ratings</a> :<br>Referred Notes 3, 4 in "Supply Voltage to Ground Potential".<br>Updated to new template.<br>Completing Sunset Review.                                                                                                                                                                                                                                 |
| *L                                                                             | 5979591 | 11/29/2017 | AESATMP8        | Updated logo and Copyright.                                                                                                                                                                                                                                                                                                                                                                        |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|                                                       |                                                                    |
|-------------------------------------------------------|--------------------------------------------------------------------|
| ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                                            | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers                                      | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                                             | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things                                    | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Memory                                                | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| Microcontrollers                                      | <a href="http://cypress.com/mcu">cypress.com/mcu</a>               |
| PSoC                                                  | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Power Management ICs                                  | <a href="http://cypress.com/pmic">cypress.com/pmic</a>             |
| Touch Sensing                                         | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers                                       | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless Connectivity                                 | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

#### PSoC<sup>®</sup> Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

#### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.