

# **Si5315**

### **SYNCHRONOUS ETHERNET/TELECOM JITTER ATTENUATING CLOCK MULTIPLIER**

#### **Features**

- Provides jitter attenuation and frequency translation between SONET/PDH and Ethernet
- Supports ITU-T G.8262 Synchronous Ethernet equipment slave clock (EEC option 1 and 2) requirements with optional Stratum 3 compliant timing card clock source
- $\blacksquare$  Two clock inputs/two clock outputs
- Input frequency range: 8 kHz–644 MHz
- Output frequency range: 8 kHz-644 MHz■
- **Ultra low jitter:** 0.23 ps RMS (1.875–20 MHz) 0.47 ps RMS (12 kHz–20 MHz)
- Simple pin control interface

#### **Applications**

- Synchronous Ethernet line cards
- SONET OC-3/12/48 line cards
- PON OLT/ONU

#### **Description**

The Si5315 is a jitter-attenuating clock multiplier for Gb and 10G Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. The Si5315 supports SyncE EEC options 1 and 2 when paired with a timing card that implements the required wander filter. The Si5315 accepts dual clock inputs ranging from 8 kHz to 644.53 MHz and generates two equal frequency-multiplied clock outputs ranging from 8 kHz to 644.53 MHz. The input clock frequency and clock multiplication ratio are selectable from a table of popular SyncE and T1/E1 rates. The Si5315 is based on Silicon Laboratories' third-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is user programmable, providing jitter performance optimization at the application level.

#### **Functional Block Diagram**





- clock Programmable output clock signal format: LVPECL, LVDS, CML or
- CMOS
- 40 MHz crystal or XO reference
	- Single supply: 1.8, 2.5, or 3.3 V On-chip voltage regulator with high PSRR
- Loss of lock and loss of signal alarms
- Small size: 6 x 6 mm, 36-QFN
- Wide temperature range: -40 to +85 ºC
- Carrier Ethernet switches routers
- **MSAN / DSLAM**
- T1/E1/DS3/E3 line cards

#### See [page 48.](#page-47-0) **Pin Assignments** CKOUT2+ CKOUT2+ CKOUT2-CKOUT2– CKOUT1– CKOUT1+ CKOUT1+SFOUT<br>SPOUT<br>SFOUT CKOUT<sup>-</sup>  $\ddot{ }$ 36| 35| 34| 33| 32| 31| 30| 29| 28 RST<sub>1</sub> FRQSEL3 27 1 FROTBL  $\boxed{2}$ 26 FRQSEL2 25 FRQSEL1 3 LOS1 24 FRQSEL0 4 LOS2 GND 23 BWSEL1 5 VDD Pad 22 BWSEL0 6 XA 7 XB 21 CS\_CA GND 8 20 GND 19 GND AUTOSEL 9 10 11 12 13 14 15 16 17 18 CKIN2+ DBL2\_BY GND CKIN1+ g XTAL/CLOCK **TAL/CLOCK** CKIN2– CKIN1– ರ

**Ordering Information:**

ELICON LA



## **TABLE OF CONTENTS**

### **Section Page**





### <span id="page-3-0"></span>**1. Electrical Specifications**

#### **Table 1. Recommended Operating Conditions**

( $V_{DD}$  = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)



Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

#### <span id="page-3-1"></span>**Table 2. DC Characteristics**

( $V_{DD}$  = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)



**1.** Refers to Si5315A speed grade.

**2.** Refers to Si5315B speed grade.



#### **Table 2. DC Characteristics (Continued)**

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = –40 to 85 °C)



**1.** Refers to Si5315A speed grade.

**2.** Refers to Si5315B speed grade.



#### **Table 2. DC Characteristics (Continued)**

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = –40 to 85 °C)



**1.** Refers to Si5315A speed grade.

**2.** Refers to Si5315B speed grade.



#### **Table 2. DC Characteristics (Continued)**

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = –40 to 85 °C)





#### <span id="page-7-0"></span>**Table 3. AC Characteristics**

( $V_{DD}$  = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)





#### **Table 3. AC Characteristics (Continued)**

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = –40 to 85 °C)



**Notes:**

**1.** Assumes N3 does not equal 1. IF N3 = 1,  $CKN_{DC}$  = 50 µs.

**2.** Refers to Si5315A speed grade.

**3.** Refers to Si5315B speed grade.



#### **Table 4. Jitter Generation**

( $V_{DD}$  = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)



#### **Notes:**

- **1.** BWSEL [1:0] loop bandwidth settings provided in [Table 9 on page 20](#page-19-0).
- **2.** 40 MHz fundamental mode crystal used as XA/XB input.
- **3.**  $V_{DD} = 2.5 V$

**4.**  $T_A = 85 \text{ °C}$ 

- **5.** Si5315A test condition:  $f_{IN}$  = 19.44 MHz,  $f_{OUT}$  = 156.25 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time (20–80%), LVPECL clock output.
- **6.** Si5315B test condition:  $f_{IN}$  =19.44 MHz,  $f_{OUT}$  = 125 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time (20-80%), LVPECL clock output.



**Figure 1. CKIN Voltage Characteristics**

<span id="page-9-0"></span>





### <span id="page-10-0"></span>**1.1. Three-Level (3L) Input Pins (No External Resistors)**



**Figure 3. Three-Level Input Pins**

<span id="page-10-1"></span>





### <span id="page-11-0"></span>**1.2. Three-Level (3L) Input Pins (With External Resistors)**



One of eight resistors from a Panasonic EXB-D10C183J (or similar) resistor pack

**Figure 4. Three Level Input Pins**

#### **Table 6. Three-Level Input Pins (With External Resistors)**



- Any resistor pack may be used.
	- The Panasonic EXB-D10C183J is an example.
	- PCB layout is not critical.
- Resistor packs are only needed if the leakage current of the external driver exceeds the listed currents.
- If a pin is tied to ground or  $V_{DD}$ , no resistors are needed.
- If a pin is left open (no connect), no resistors are needed.



#### <span id="page-12-0"></span>**Table 7. Thermal Characteristics**



( $V_{DD}$  = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

#### **Table 8. Absolute Maximum Limits**





### <span id="page-13-0"></span>**2. Typical Application Circuit**



**Figure 5. Si5315 Typical Application Circuit**



### <span id="page-14-0"></span>**3. System Level Overview**

The Si5315 provides clock translation, jitter attenuation, and clock distribution for high-performance Synchronous Ethernet\* line card timing applications.

**\*Note:** The Si5315 supports SyncE EEC options 1 and 2 when paired with a timing card that implements the required wander filtering and Stratum 3 compliant reference clock. For detailed information, refer to "AN420: SyncE and IEEE 1588: Sync Distribution for a Unified Network".

The Si5315 provides clock translation, jitter attenuation, and clock distribution for high-performance Synchronous Ethernet line card timing applications. The device accepts two clock inputs ranging from 8 kHz to 644.53 MHz and generates two equal frequency, low jitter clock outputs ranging from 8 kHz to 644.53 MHz. For ease of use, the Si5315 is pin controlled to enable simple device configuration of frequency plans, PLL loop bandwidth, and input clock selection. The DSPLL locks to one of two input reference clocks and provides over 200 frequency translations to synchronize output clocks for Ethernet, SONET/SDH, and PDH line cards. The Si5315 implements internal state machines to control hitless switching between input clocks and holdover. Status alarms, loss of signal (LOS) and loss of lock (LOL) are provided on output pins to indicate a change in device status.

This device is designed for systems with line cards that are synchronized to a redundant, centralized telecom or Ethernet backplane. The Si5315 synchronizes to backplane clocks and generates a multiplied, jitter attenuated Ethernet/SONET/SDH clock or PDH clock. A typical system application is shown in [Figure 6](#page-14-1). The Si5315 translates a 19.44 MHz clock from the telecom backplane to an Ethernet or SONET/SDH clock frequency to the PHY and filters the jitter to ensure compliance with related ITU-T and Telcordia standards.





<span id="page-14-1"></span>

### <span id="page-15-0"></span>**4. Functional Description**



**Figure 7. Detailed Block Diagram**

#### <span id="page-15-2"></span><span id="page-15-1"></span>**4.1. Overview**

The Si5315 is a jitter-attenuating precision clock multiplier for Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. The Si5315 accepts dual clock inputs ranging from 8 kHz to 644.53 MHz and generates two frequency-multiplied clock outputs ranging from 8 kHz to 644.53 MHz. The two input clocks are at the same frequency and the two output clocks are at the same frequency. The input clock frequency and clock multiplication ratio are selectable from a look up table of popular SyncE and T1/E1 rates.

The Si5315 is based on Silicon Laboratories' 3rd-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5315 PLL loop bandwidth is selectable via the BWSEL[1:0] pins and supports a range from 60 to 8.4 kHz.

The Si5315 supports hitless switching between the two input clocks in compliance with ITU-T G.8262 and Telcordia GR-253-CORE and GR-1244-CORE. This feature greatly minimizes the propagation of phase transients to the clock outputs during an input clock transition (<200 ps typ). Manual and automatic revertive and non-revertive input clock switching options are available via the AUTOSEL input pin. The Si5315 monitors both input clocks for loss-ofsignal and provides a LOS alarm when it detects missing pulses on either input clock. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. The Si5315 provides a holdover capability that allows the device to continue generation of a stable output clock when the selected input reference is lost.

The Si5315 has two differential clock outputs. The signal format of the clock outputs is programmable to support LVPECL, LVDS, CML, or CMOS loads. The second clock output can be powered down to minimize power consumption. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device operates from a single 1.8, 2.5, or 3.3 V supply.



#### <span id="page-16-0"></span>**4.2. PLL Performance**

The Si5315 provides extremely low jitter generation, a well-controlled jitter transfer function, and high jitter tolerance due to the high level of integration.

#### **4.2.1. Jitter Generation**

Jitter generation is defined as the amount of jitter produced at the output of the device with a jitter free input clock. Generated jitter arises from sources within the VCO and other PLL components. Jitter generation is a function of the PLL bandwidth setting. Higher loop bandwidth settings may result in lower jitter generation, but may result in less attenuation of jitter that might be present on the input clock signal.

#### **4.2.2. Jitter Transfer**

Jitter transfer is defined as the ratio of output signal jitter to input signal jitter for a specified jitter frequency. The jitter transfer characteristic determines the amount of input clock jitter that passes to the outputs. The DSPLL technology used in the Si5315 provides tightly controlled jitter transfer curves because the PLL gain parameters are determined largely by digital circuits which do not vary over supply voltage, process, and temperature. In a system application, a well-controlled transfer curve minimizes the output clock jitter variation from board to board and provides more consistent system level jitter performance.

The jitter transfer characteristic is a function of the loop bandwidth setting. Lower bandwidth settings result in more jitter attenuation of the incoming clock, but may result in higher jitter generation. [Figure 8](#page-16-1) shows the jitter transfer curve mask.



<span id="page-16-1"></span>**Figure 8. PLL Jitter Transfer Mask/Template**



#### <span id="page-17-0"></span>**4.2.3. Jitter Tolerance**

Jitter tolerance is defined as the maximum peak-to-peak sinusoidal jitter that can be present on the incoming clock before the DSPLL loses lock. The tolerance is a function of the jitter frequency, because tolerance improves for lower input jitter frequency.

The jitter tolerance of the DSPLL is a function of the loop bandwidth setting. [Figure 9](#page-17-1) shows the general shape of the jitter tolerance curve versus input jitter frequency. For jitter frequencies above the loop bandwidth, the tolerance is a constant value  $A_{i0}$ . Beginning at the PLL bandwidth, the tolerance increases at a rate of 20 dB/decade for lower input jitter frequencies.



#### **Figure 9. Jitter Tolerance Mask/Template**

<span id="page-17-1"></span>The equation for the high frequency jitter tolerance can be expressed as a function of the PLL loop bandwidth (i.e., BW):

$$
A_{j0} = \frac{5000}{BW} \text{ ns pk-pk}
$$

For example, the jitter tolerance when  $f_{in}$  = 19.44 MHz,  $f_{out}$  = 161.13 MHz and the loop bandwidth (BW) is 113 Hz:

$$
A_{j0} = \frac{5000}{113} = 44.24 \text{ ns pk-pk}
$$

#### **4.2.4. Jitter Attenuation Performance**

The Internal VCO uses the reference clock on the XA/XB pins as its reference for jitter attenuation. The XA/XB pins support either a crystal input or an input buffer single-ended or differential clock input, such that an external oscillator can become the reference source. In either case, the device accepts a wide margin in absolute frequency of the reference input. (See [5.5. "Holdover Mode" on page 32](#page-31-0).) In holdover, the Si5315's output clock stability matches the reference supplied on the XA/XB pins. The external crystal or reference clock must be selected based on the stability requirements of the application if holdover is a key requirement.

However, care must be exercised in certain areas for optimum performance. For examples of connections to the XA/XB pins, refer to [7. "Crystal/Reference Clock Input" on page 38.](#page-37-0)



### <span id="page-18-0"></span>**5. Frequency Plan Tables**

For ease of use, the Si5315 is pin controlled to enable simple device configuration of the frequency plan and PLL loop bandwidth via a predefined look up table. The DSPLL has been optimized for each frequency multiplication and PLL loop bandwidth provided in [Table 9 on page 20](#page-19-0).

Many of the control inputs are three levels: High, Low, and Medium. High and Low are standard voltage levels determined by the supply voltage:  $V_{DD}$  and Ground. If the input pin is left floating, it is driven to nominally half of  $V_{DD}$ . Effectively, this creates three logic levels for these controls. See [1.2. "Three-Level \(3L\) Input Pins \(With](#page-11-0) [External Resistors\)" on page 12](#page-11-0) and [8. "Power Supply Filtering" on page 41](#page-40-0) for additional information.

#### <span id="page-18-1"></span>**5.1. Frequency Multiplication Plan**

The input to output clock multiplication is set by the 3-level FRQSEL[3:0] pins. The device provides a wide range of commonly used SyncE, SONET/SDH, and PDH frequency translations. The CKIN1 and CKIN2 inputs must be the same frequency as specified in [Table 9](#page-19-0). Both CKOUT1 and CKOUT2 outputs are at the same frequency.

#### **5.1.1. PLL Loop Bandwidth Plan**

The Si5315's loop bandwidth ranges from 60 Hz to 8.4 kHz. For each frequency multiplication, its corresponding loop bandwidth is provided in a simple look up table. (See [Table 9 on page 20](#page-19-0).) The loop bandwidth (BW) is digitally programmable using the 3-level BWSEL [1:0] and FRQTBL input pins.



<span id="page-19-0"></span>



























SILICON LABS

















**2.** Si5315A supports all frequency plans.

**3.** Si5315B supports output frequency plans up to 125 MHz.









**Table 9. Look Up Tables for Clock Multiplication and Loop Bandwidth Settings (Continued)**



**1.** F<sub>IN</sub> and F<sub>OUT</sub> frequency values may be rounded off. For exact multiplication ratios, please contact Silicon Labs.

**2.** Si5315A supports all frequency plans.

**3.** Si5315B supports output frequency plans up to 125 MHz.

#### <span id="page-28-0"></span>**5.2. PLL Self-Calibration**

An internal self-calibration (ICAL) is performed before operation to optimize loop parameters and jitter performance. While the self-calibration is being performed, the DSPLL is being internally controlled by the selfcalibration state machine. The LOL alarm will be active during ICAL. The self-calibration time  $t_1$ <sub>OCKHW</sub> is given in [Table 3, "AC Characteristics"](#page-7-0).

Any of the following events will trigger a self-calibration:

- **Power-on-reset (POR)**
- Release of the external reset pin  $\overline{\text{RST}}$  (transition of  $\overline{\text{RST}}$  from 0 to 1)
- Change in FRQSEL, FRQTBL, BWSEL, or XTAL/CLOCK pins
- Internal DSPLL registers out-of-range, indicating the need to relock the DSPLL

In any of the above cases, an internal self-calibration will be initiated if a valid input clock exists (no input alarm) and is selected as the active clock at that time. The external crystal or reference clock must also be present for the self-calibration to begin. If valid clocks are not present, the self-calibration state machine will wait until they appear, at which time the calibration will start. An output clock will be active while waiting for a valid input clock. The output clock frequency is based on the VCO range determine by FRQSEL and FRQTBL settings. This output clock will vary by ±20%. If no output clock is desired prior to an ICAL, then the SFOUT pins should be kept at LM for 1.2 seconds until the output clock is stable.

After a successful self-calibration has been performed with a valid input clock, no subsequent self calibrations are performed unless one of the above conditions are met. If the input clock is lost following self-calibration, the device enters holdover mode. When the input clock returns, the device relocks to the input clock without performing a selfcalibration.

#### **5.2.1. Input Clock Stability during Internal Self-Calibration**

An exit from reset must occur when the selected CKINn clock is stable in frequency with a frequency value that is within the device operating range. The other CKINs must also either be stable in frequency or squelched during a reset.

#### **5.2.2. Self-Calibration caused by Changes in Input Frequency**

If the selected CKINn varies by 500 ppm or more in frequency since the last calibration, the device may initiate a self-calibration.

#### **5.2.3. Device Reset**

Upon powerup, the device internally executes a power-on-reset (POR) which resets the internal device logic. The pin RST can also be used to initiate a reset. The device stays in this state until a valid CKINn is present, when it then performs a PLL Self-Calibration (See [5.2. "PLL Self-Calibration"](#page-28-0)).

#### **5.2.4. Recommended Reset Guidelines**

<span id="page-28-1"></span>Follow the recommended RESET guidelines in [Table 10](#page-28-1) when reset should be applied to a device.



#### **Table 10. Si5315 Pins and Reset**



#### **5.2.5. Hitless Switching with Phase Build-Out**

Silicon Laboratories switching technology performs "phase build-out" to minimize the propagation of phase transients to the clock outputs during input clock switching. All switching between input clocks occurs within the input multiplexor and phase detector circuitry. The phase detector circuitry continually monitors the phase difference between each input clock and the DSPLL output clock,  $f_{\rm OSC}$ . The phase detector circuitry can lock to a clock signal at a specified phase offset relative to  $f_{\rm OSC}$  so that the phase offset is maintained by the PLL circuitry.

At the time a clock switch occurs, the phase detector circuitry knows both the input-to-output phase relationship for the original input clock and for the new input clock. The phase detector circuitry locks to the new input clock at the new clock's phase offset so that the phase of the output clock is not disturbed. The phase difference between the two input clocks is absorbed in the phase detector's offset value, rather than being propagated to the clock output.

The switching technology virtually eliminates the output clock phase transients traditionally associated with clock rearrangement (input clock switching). The Maximum Time Interval Error (MTIE) and maximum slope for clock output phase transients during clock switching are given in ([Table 3, "AC Characteristics"](#page-7-0)). These values fall significantly below the limits specified in the ITU-T G.8262, Telcordia GR-1244-CORE, and GR-253-CORE requirements.

#### <span id="page-29-0"></span>**5.3. Input Clock Control**

This section describes the clock selection capabilities (manual input selection, automatic input selection, hitless switching, and revertive switching). When switching between two clocks, LOL may temporarily go high if the two clocks differ in frequency by more than 100 ppm.

#### **5.3.1. Manual Clock Selection**

<span id="page-29-1"></span>Manual control of input clock selection is chosen via the CS CA pin according to [Table 11](#page-29-1) and [Table 12](#page-29-2).



#### **Table 11. Automatic/Manual Clock Selection**



<span id="page-29-2"></span>

#### **5.3.2. Automatic Clock Selection**

The AUTOSEL input pin sets the input clock selection mode as shown in [Table 11](#page-29-1). Automatic switching is either revertive or non-revertive. Setting AUTOSEL to M or H, changes the CS\_CA pin to an output pin that indicates the state of the automatic clock selection.







<span id="page-30-1"></span>The prioritization of clock inputs for automatic switching is shown in [Table 14.](#page-30-1) This priority is hardwired in the devices.

<b>Priority</b>	<b>Input Clocks</b>					
	CKIN1					
	CKIN <sub>2</sub>					
J	Holdover					

**Table 14. Input Clock Priority for Auto Switching**

At power-on or reset, the valid CKINn with the highest priority (1 being the highest priority) is automatically selected. If no valid CKINn is available, the device suppresses the output clocks and waits for a valid CKINn signal.

If the currently selected CKINn goes into an alarm state, the next valid CKINn in priority order is selected. If no valid CKINn is available, the device enters holdover.

Operation in revertive and non- revertive is different when a signal becomes valid:

Revertive (AUTOSEL = H): The device constantly monitors all CKINn. If a CKINn with a higher priority than the current active CKINn becomes valid, the active CKINn is changed to the CKINn with the highest priority. Non-revertive (AUTOSEL = M): The active clock does not change until there is an alarm on the active clock. The device will then select the highest priority CKINn that is valid. Once in holdover,

the device will switch to the first CKINn that becomes valid.

#### <span id="page-30-0"></span>**5.4. Alarms**

Summary alarms are available to indicate the overall status of the input signals. Alarm outputs stay high until all the alarm conditions for that alarm output are cleared.

#### **5.4.1. Loss-of-Signal**

The device has loss-of-signal circuitry that continuously monitors CKINn for missing pulses. The LOS circuitry generates an internal LOSn\_INT output signal that is processed with other alarms to generate LOS1 and LOS2.

An LOS condition on CKIN1 causes the internal LOS1\_INT alarm to become active. Similarly, an LOS condition on CKINn causes the LOSn\_INT alarm to become active. Once a LOSn\_INT alarm is asserted on one of the input clocks, it remains asserted until that input clock is validated over a designated time period. The time to clear LOSn INT after a valid input clock appears is listed in [Table 3, "AC Characteristics"](#page-7-0). If another error condition on the same input clock is detected during the validation time then the alarm remains asserted and the validation time starts over.

#### **5.4.1.1. LOS Algorithm**

The LOS circuitry divides down each input clock to produce an 8 kHz to 2 MHz signal. The LOS circuitry over samples this divided down input clock using a 40 MHz clock to search for extended periods of time without input clock transitions. If the LOS monitor detects twice the normal number of samples without a clock edge, a LOSn\_INT alarm is declared. [Table 3, "AC Characteristics"](#page-7-0) gives the minimum and maximum amount of time for the LOS monitor to trigger.

#### **5.4.1.2. Lock Detect**

The PLL lock detection algorithm indicates the lock status on the LOL output pin. The algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock. If the time between two consecutive phase cycle slips is greater than the retrigger time, the PLL is in lock. The LOL output has a guaranteed minimum pulse width as shown in [\(Table 3, "AC Characteristics"](#page-7-0)). The LOL pin is also held in the active state during an internal PLL calibration. The retrigger time is automatically set based on the PLL closed loop bandwidth (See [Table 15\)](#page-31-2).



<span id="page-31-2"></span>



#### <span id="page-31-0"></span>**5.5. Holdover Mode**

If an LOS condition exists on the selected input clock, the device enters holdover. In this mode, the device provides a stable output frequency until the input clock returns and is validated. When the device enters holdover, the internal oscillator is initially held to its last frequency value. Next, the internal oscillator slowly transitions to a historical average frequency value that was taken over a time window of 6,711 ms in size that ended 26 ms before the device entered holdover. This frequency value is taken from an internal memory location that keeps a record of previous DSPLL frequency values. By using a historical average frequency, input clock phase and frequency transients that may occur immediately preceding loss of clock or any event causing holdover do not affect the holdover frequency. Also, noise related to input clock jitter or internal PLL jitter is minimized.

If a highly stable reference, such as an oven-controlled crystal oscillator, is supplied at XA/XB, an extremely stable holdover can be achieved. If a crystal is supplied at the XA/XB port, the holdover stability will be limited by the stability of the crystal; [Table 3, "AC Characteristics"](#page-7-0) gives the specifications related to the holdover function.

#### **5.5.1. Recovery from Holdover**

When the input clock signal returns, the device transitions from holdover to the selected input clock. The device performs hitless recovery from holdover. The clock transition from holdover to the returned input clock includes "phase buildout" to absorb the phase difference between the holdover clock phase and the input clock phase. See [Table 3, "AC Characteristics"](#page-7-0) for specifications.

#### <span id="page-31-1"></span>**5.6. PLL Bypass Mode**

The Si5315 supports a PLL bypass mode in which the selected input clock is fed directly to both enabled output buffers, bypassing the DSPLL. Internally, the bypass path is implemented with high-speed differential signaling; however, this path is not a low jitter path and will see significantly higher jitter on CKOUT. In PLL bypass mode, the input and output clocks will be at the same frequency. PLL bypass mode is useful in a laboratory environment to measure system performance with and without the jitter attenuation provided by the DSPLL. The DSBL2\_BY pin is used to select the PLL Bypass Mode according to [Table 16](#page-31-3). Bypass mode is not supported for CMOS clock outputs (SFOUT = LH).

<span id="page-31-3"></span>

#### **Table 16. DSBL2/BYPASS Pin Settings**





**Figure 10. Bypass Signal**



### <span id="page-33-0"></span>**6. High-Speed I/O**

#### <span id="page-33-1"></span>**6.1. Input Clock Buffers**

The Si5315 provides differential inputs for the CKINn clock inputs. These inputs are internally biased to a common mode voltage [see [Table 2, "DC Characteristics"\]](#page-3-1) and can be driven by either a single-ended or differential source. [Figure 11](#page-33-2) through Figure 14 show typical interface circuits for LVPECL, CML, LVDS, or CMOS input clocks. Note that the jitter generation improves for higher levels on CKINn (within the limits in [Table 3, "AC Characteristics"\)](#page-7-0).

AC coupling the input clocks is recommended because it removes any issue with common mode input voltages. However, either ac or dc coupling is acceptable. Figures [11](#page-33-2) and [12](#page-33-3) show various examples of different input termination arrangements. Unused inputs can be left unconnected.



**Figure 11. Differential LVPECL Termination**

<span id="page-33-2"></span>

<span id="page-33-3"></span>**Figure 12. Single-ended LVPECL Termination**





**Figure 13. CML/LVDS Termination (1.8, 2.5, 3.3 V)**





Locate other components near Si5317

14.7 ohm Recalculate resistor values for other drive strengths

#### **Additional Notes:**

**1.** Attenuation circuit limits overshoot and undershoot.

**2.** Not to be used with non-square wave input clocks.

#### **Figure 14. CMOS Termination (1.8, 2.5, 3.3 V)**



### <span id="page-35-0"></span>**6.2. Output Clock Drivers**

<span id="page-35-1"></span>The Si5315 has a flexible output driver structure that can drive a variety of loads, including LVPECL, LVDS, CML, and CMOS formats. The signal format is selected for both CKOUT1 and CKOUT2 outputs using the SFOUT [1:0] pins. This modifies the output common mode and differential signal swing. See [Table 2, "DC Characteristics"](#page-3-1) for output driver specifications. The SFOUT [1:0] pins are three-level input pins, with the states designated as L (ground), M ( $V_{DD}/2$ ), and H ( $V_{DD}$ ). [Table 17](#page-35-1) shows the signal formats based on the supply voltage and the type of load being driven.

<b>SFOUT[1:0]</b>	<b>Signal Format</b>			
HL	CML			
НM	<b>LVDS</b>			
LH	CMOS			
l M	Disabled			
мн	<b>LVPECL</b>			
ML	Low-swing LVDS			
All Others	Reserved			

**Table 17. Output Signal Format Selection (SFOUT)**



**Figure 15. Typical Differential Output Circuit**



#### **Figure 16. Typical CMOS Output Circuit (Tie CKOUTn+ and CKOUTn– Together)**

For the CMOS setting (SFOUT = LH), both output pins drive single-ended in-phase signals. The CKOUT+/- can be externally shorted together for greater drive strength specified in [Table 2, "DC Characteristics".](#page-3-1)





**Figure 17. Disable CKOUTn Structure**

The SFOUT [1:0] pins can also be used to disable both outputs. Disabling the output puts the CKOUTn+ and CKOUTn– pins in a high-impedance state relative to  $V_{DD}$  (common mode tri-state) while the two outputs remain connected to each other through a 200  $\Omega$  on-chip resistance (differential impedance of 200  $\Omega$ ). The maximum amount of internal circuitry is powered down, minimizing power consumption and noise generation. Recovery from the disable mode requires additional time as specified in [Table 3, "AC Characteristics"](#page-7-0).



### <span id="page-37-0"></span>**7. Crystal/Reference Clock Input**

The device can use an external crystal or external clock as a reference. If an external clock is used, it must be ac coupled. With appropriate buffers, the same external reference clock can be applied to CKINn. Although the reference clock input can be driven single ended (See [Figure 18](#page-37-1)), the best performance is with a crystal or low jitter, differential clock source. No external loading capacitors are required for normal crystal operation.



For 2.5 V operation, change 130  $\Omega$  to 82  $\Omega$ .



<span id="page-37-1"></span>

**Figure 19. Sinewave External Reference Clock Input Example**



**Figure 20. Differential External Reference Clock Input Example**



#### <span id="page-38-0"></span>**7.1. Crystal/Reference Clock Selection**

The Si5315 requires either a low-jitter external oscillator or a low-cost fundamental mode crystal to be connected to its XA/XB pins. This serves both as a jitter reference for jitter attenuation and as a reference oscillator for stability during holdover. The frequency the reference is not directly related to either the input or the output clock frequencies. The range of the reference frequency is from 37 to 41 MHz. For recommendations on the selection of the reference frequency and a list of approved crystals, see the application note AN591 which can be downloaded from [www.silabs.com/timing/.](www.silabs.com/timing/)

<span id="page-38-1"></span>In holdover, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in holdover will be tracked by the output of the device. Note that crystals can have temperature sensitivities. [Table 18](#page-38-1) shows how the XTAL/CLOCK pin is used to select between a crystal and an external oscillator.



#### **Table 18. XA/XB Reference Sources**

Because the crystal is used as a jitter reference, rapid changes of the crystal temperature can temporarily disturb the output phase and frequency. For example, it is recommended that the crystal not be placed close to a fan that is being turned off and on. If a situation such as this is unavoidable, the crystal should be thermally isolated with an insulating cover.

#### **7.1.1. Reference Drift**

During holdover, long-term and temperature related drift of the reference input result in a one-to-one drift of the output frequency. That is, the stability of the any-frequency output is identical to the drift of the reference frequency. This means that for the most demanding applications where the drift of a crystal is not acceptable, an external temperature compensated or ovenized oscillator will be required. Drift is not an issue unless the part is in holdover. Also, the initial accuracy of the reference oscillator (or crystal) is not relevant.



#### **7.1.2. Reference Jitter**

Jitter on the reference input has a roughly one-to-one transfer function to the output jitter over the bandwidth ranging from 100 Hz up to 30 kHz. If a crystal is used on the XA/XB pins, the reference will have low jitter if a suitable crystal is in use. If the XA/XB pins are connected to an external reference oscillator, the jitter of the external reference oscillator may contribute significantly to the output jitter.

A typical reference input-to-output jitter transfer function is shown in [Figure 21](#page-39-0).



**Jitter Transfer XA/XB Reference to CKOUT**

<span id="page-39-0"></span>**Figure 21. Typical XA/XB Reference Jitter Transfer Function**



### <span id="page-40-0"></span>**8. Power Supply Filtering**

This device incorporates an on-chip voltage regulator with excellent PSRR to power the device from a supply voltage of 1.8, 2.5, or 3.3 V. The device requires minimal supply decoupling and no stringent layout or ground plane islands. Internal core circuitry is driven from the output of this regulator while I/O circuitry uses the external supply voltage directly. [Table 3, "AC Characteristics"](#page-7-0) gives the sensitivity of the on-chip oscillator to changes in the supply voltage. Refer to the Si5315 evaluation board for an example.

**The center ground pad under the device must be electrically and thermally connected to the ground plane. See [Figure 26, "Ground Pad Recommended Layout," on page 50](#page-49-1).**



**Figure 22. Typical Power Supply Bypass Network**



**Figure 23. Fout = 155 MHz with 112 Hz Loop Bandwidth, 100 mVp-p Supply Noise**



### <span id="page-41-0"></span>**9. Typical Phase Noise Plots**

The following is a typical phase noise plot. The clock input source was a Rohde and Schwarz model SML03 RF Generator. The spectrum analyzer was either an Agilent model E5052B, model E4400A or model JS-500. The Si5315 operates at 3.3 V with an ac coupled differential PECL output and an ac coupled differential sine wave input from the RF generator at 0 dBm. Note that, as with any PLL, the output jitter that is below the loop BW is caused by the jitter at the input clock, not the Si5315. Except as noted, loop BWs of 60 to 240 Hz were in use.

#### <span id="page-41-1"></span>**9.1. 10G LAN SyncE Example**







### <span id="page-42-0"></span>**10. Pin Descriptions: Si5315**



Pin assignments are preliminary and subject to change.









#### **Table 19. Si5315 Pin Descriptions (Continued)**

















#### **Table 20. Si5315 Pull-Up/Pull-Down**



### <span id="page-47-0"></span>**11. Ordering Guide**





### <span id="page-48-0"></span>**12. Package Outline: 36-Pin QFN**

[Figure 24](#page-48-1) illustrates the package details for the Si5315. [Table 21](#page-48-2) lists the values for the dimensions shown in the illustration.



**Figure 24. 36-Pin Quad Flat No-Lead (QFN)**

<span id="page-48-2"></span><span id="page-48-1"></span>

Symbol	<b>Millimeters</b>			<b>Symbol</b>	<b>Millimeters</b>		
	Min	<b>Nom</b>	<b>Max</b>		Min	<b>Nom</b>	<b>Max</b>
A	0.80	0.85	0.90		0.50	0.60	0.70
A1	0.00	0.02	0.05	$\theta$			$12^{\circ}$
b	0.18	0.25	0.30	aaa			0.10
D	6.00 BSC			bbb			0.10
D <sub>2</sub>	3.95	4.10	4.25	<b>CCC</b>			0.08
e	0.50 BSC			ddd			0.10
Е	6.00 BSC			eee			0.05
E <sub>2</sub>	3.95	4.10	4.25				

**Table 21. Package Dimensions**

**Notes:**

**1.** All dimensions shown are in millimeters (mm) unless otherwise noted.

**2.** Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to JEDEC outline MO-220, variation VJJD.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



### <span id="page-49-0"></span>**13. PCB Land Pattern**

[Figure 25](#page-49-2) illustrates the PCB land pattern for the Si5315. [Figure 26](#page-49-1) illustrates the recommended ground pad layout. [Table 22](#page-50-0) lists the land pattern dimensions.

<span id="page-49-2"></span>

<span id="page-49-1"></span>

<span id="page-50-0"></span>

#### **Table 22. PCB Land Pattern Dimensions**

#### **Notes (General):**

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- **3.** This Land Pattern Design is based on IPC-SM-782 guidelines.

**4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### **Notes (Solder Mask Design):**

**1.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### **Notes (Stencil Design):**

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- **2.** The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

#### **Notes (Card Assembly):**

- **1.** A No-Clean, Type-3 solder paste is recommended.
- **2.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



### <span id="page-51-0"></span>**14. Top Marking**

### <span id="page-51-1"></span>**14.1. Si5315 Top Marking (QFN)**



### <span id="page-51-2"></span>**14.2. Top Marking Explanation**





### <span id="page-52-0"></span>**DOCUMENT CHANGE LIST**

#### **Revision 0.1 to Revision 0.2**

■ Expanded/added numerous operating sections to initial data sheet

#### **Revision 0.2 to Revision 0.25**

- **Updated features and application list**
- Updated Section [1. "Electrical Specifications"](#page-3-0)
- Added voltage regulator block to [Figure 7](#page-15-2)
- Revised footnotes in [Table 9](#page-19-0)
- Removed plan #203 from [Table 9](#page-19-0)
- Removed Figure 17. Crystal Oscillator with Feedback Resistor diagram from Section [7.](#page-37-0)  ["Crystal/Reference Clock Input"](#page-37-0)
- Added XA/XB jitter transfer plot to Section 7. ["Crystal/Reference Clock Input"](#page-37-0)
- Added PSRR transfer function plot to Section 8. ["Power Supply Filtering"](#page-40-0)
- Updated Typical phase noise plot and RMS jitter table in Section [9. "Typical Phase Noise Plots"](#page-41-0)

#### **Revision 0.25 to Revision 0.26**

■ Corrected Section [11. "Ordering Guide"](#page-47-0) Output Clock Frequency Range for Si5315B-C-GM to 8 kHz–125 MHz.

#### **Revision 0.26 to Revision 1.0**

- Updated [Table 2 on page 4](#page-3-1).
- Updated [Table 3 on page 8](#page-7-0).
- Updated [Table 7 on page 13.](#page-12-0)
- Moved "Typical Application Circuit" to [page 14.](#page-13-0)
- Added reference to AN591.
- Bypass mode not supported with CMOS outputs.
- Changed G.8262 compliance language.
- Added frequency plans 103, 129, and 130.





#### **Disclaimer**

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



**Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA**

#### **http://www.silabs.com**

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Silicon Laboratories](https://www.mouser.com/silicon-labs): [SI5315A-C-GMR](https://www.mouser.com/access/?pn=SI5315A-C-GMR) [SI5315B-C-GMR](https://www.mouser.com/access/?pn=SI5315B-C-GMR) [SI5315A-C-GM](https://www.mouser.com/access/?pn=SI5315A-C-GM) [SI5315B-C-GM](https://www.mouser.com/access/?pn=SI5315B-C-GM) [SI5315-EVB](https://www.mouser.com/access/?pn=SI5315-EVB)