19-3509; Rev 2; 8/08

EVALUATION KIT



Stereo DirectDrive Headphone Amplifier with BassMax, Volume Control, and I²C

General Description

The MAX9723 stereo DirectDrive[®] headphone amplifier with BassMax and volume control is ideal for portable audio applications where space is at a premium and performance is essential. The MAX9723 operates from a single 1.8V to 3.6V power supply and includes features that reduce external component count, system cost, board space, and improves audio reproduction.

The headphone amplifier uses Maxim's DirectDrive architecture that produces a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors. The headphone amplifiers deliver 62mW into a 16 Ω load, feature low 0.006% THD+N, and high 90dB PSRR. The MAX9723 features Maxim's industry-leading click-and-pop suppression.

The BassMax feature boosts the bass response of the amplifier, improving audio reproduction when using inexpensive headphones. The integrated volume control features 32 discrete volume levels, eliminating the need for an external potentiometer. BassMax and the volume control are enabled through the I²C/SMBus[™]-compatible interface. Shutdown is controlled through either the hardware or software interfaces.

The MAX9723 consumes only 3.7mA of supply current at 1.8V, provides short-circuit and thermal-overload protection, and is fully specified over the extended -40°C to +85°C temperature range. The MAX9723 is available in a tiny (2mm x 2mm x 0.62mm) 16-bump chip-scale package (UCSPTM) or 16-pin thin QFN (4mm x 4mm x 0.8mm) package.

Applications

PDA Audio Portable CD Players Mini Disc Players Automotive Multimedia MP3-Enabled Cellular Phones MP3 Players

Selector Guide

PART	SLAVE ADDRESS	MAXIMUM GAIN (dB)
MAX9723A	1001100	0
MAX9723B	1001101	0
MAX9723C	1001100	+6
MAX9723D	1001101	+6

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

SMBus is a trademark of Intel Corp.

UCSP is a trademark of Maxim Integrated Products, Inc.

Features

- 62mW, DirectDrive Headphone Amplifier Eliminates Bulky DC-Blocking Capacitors
- ♦ 1.8V to 3.6V Single-Supply Operation
- Integrated 32-Level Volume Control
- High 90dB PSRR at 1kHz
- Low 0.006% THD+N
- Industry-Leading Click-and-Pop Suppression
- ♦ ±8kV HBM ESD-Protected Headphone Outputs
- Short-Circuit and Thermal-Overload Protection
- Low-Power Shutdown Mode (5µA)
- Software-Enabled Bass Boost (BassMax)
- ♦ I²C/SMBus-Compatible Interface
- Available in Space-Saving, Thermally Efficient Packages:

16-Bump UCSP (2mm x 2mm x 0.62mm) 16-Pin Thin QFN (4mm x 4mm x 0.8mm)

Ordering Information


PART**	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX9723_EBE-T*	-40°C to +85°C	16 UCSP-16	B16-1
MAX9723_ETE+	-40°C to +85°C	16 TQFN	T1644-4

**Replace the '_' with the one-letter code that denotes the slave address and maximum programmable gain. See the Selector Guide.

+Denotes a lead-free/RoHS-compliant package. *Future product—contact factory for availability.

Pin Configurations appear at end of data sheet.

Block Diagram



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

SGND to PGND	0.3V to +0.3V
V _{DD} to PGND	0.3V to +4V
PVss to SVss	0.3V to +0.3V
C1P to PGND	0.3V to (V _{DD} + 0.3V)
C1N to PGND	(PV _{SS} - 0.3V) to +0.3V
PVss, SVss to PGND	+0.3V to -4V
IN_ to SGND	$(SV_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
SDA, SCL to PGND	0.3V to +4V
SHDN to PGND	0.3V to (V _{DD} + 0.3V)
OUT_ to SGND	3V to +3V
BB_ to SGND	2V to +2V
Duration of OUT_ Short Circuit to	GNDContinuous

Continuous Current Into/Out of:
V _{DD} , C1P, PGND, C1N, PV _{SS} , SV _{SS} , or OUT±0.85A
Any Other Pin±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
4 x 4 UCSP (derate 8.2mW/°C above +70°C)659.2mW
16-Pin Thin QFN (derate 16.9mW/°C above +70°C)1349mW
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Bump Temperature (soldering)
Reflow+230°C
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V. gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS		
GENERAL									
Supply Voltage Range	V _{DD}				1.8		3.6	V	
Quiescent Supply Current	IDD	No load				4	6.5	mA	
Shutdown Supply Current	IDD_SHDN	$V_{\overline{SHDN}} = 0^{V}$	V			5	8.5	μA	
Turn-On Time	ton					200		μs	
Turn-Off Time	toff					35		μs	
Thermal Shutdown Threshold	T _{THRES}					+143		°C	
Thermal Shutdown Hysteresis	T _{HYST}					12		°C	
HEADPHONE AMPLIFIER									
Output Offeet Veltage	Vac	Measured between		Gain = 0dB, MAX9723A/ MAX9723B		±0.7 ±4.5	±4.5		
Output Offset Voltage	V _{OS}	OUT_ and S (Note 2)	GIND	Gain = +6dB, MAX9723C/ MAX9723D		±0.8	±5	mV	
Input Resistance	RIN	All volume I	levels		10	17	27	kΩ	
BBR, BBL Input Bias Current	IBIAS_BB					±10	±100	nA	
			DC, V	(_{DD} = 1.8V to 3.6V	73	90			
Power-Supply Rejection Ratio PSRF			f = 217Hz, 100mV _{P-P} ripple, V _{DD} = 3.0V			87			
	PSRR	(Note 2)		Hz, 100mV _{P-P} ripple, = 3.0V		86		dB	
			f = 20kHz, 100mV _{P-P} ripple, V _{DD} = 3.0V			61			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V. gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. TA = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)$

PARAMETER	SYMBOL		CONE	DITIONS		MIN	ТҮР	МАХ	UNITS
	D	THD+N = 1%,		$R_L = 32\Omega$	2		59		
Output Power	Pout	f _{IN} = 1kHz		$R_L = 16\Omega$ (Note 5)		38	60		mW
Total Harmonic Distortion Plus		$R_L = 16\Omega, P_{OU}$	JT = 35	imW, f _{IN} =	= 1kHz		0.006		0/
Noise	THD+N	$R_L = 32\Omega$, P_{OU}	JT = 45	imW, f _{IN} =	= 1kHz		0.004		%
		MAX9723A/		Gain rang	ge bit 5 = 1		0		-10
Maximum Cain	A	MAX9723B	Γ	Gain rang	ge bit 5 = 0		-5		dB
Maximum Gain	Amax	MAX9723C/		Gain rang	ge bit 5 = 1		+6		dB
		MAX9723D		Gain rang	ge bit 5 = 0		+1		uБ
Signal-to-Noise Ratio	SNR	$R_L = 32\Omega$,		BW = 22	Hz to 22kHz		99		dB
	ONIT	$V_{OUT} = 1V_{RMS}$		A-weight	ed		100		UD
Slew Rate	SR						0.35		V/µs
Capacitive Drive		No sustained c	oscillati	ions			300		pF
Output Resistance in Shutdown	ROUT_SHDN	V SHDN = 0V, m SGND	neasur	ed from C	OUT_ to		20		kΩ
Output Capacitance in Shutdown	COUT_SHDN	V <u>SHDN</u> = 0V, measured from OUT_ to SGND			60		pF		
	Кср	R _L = 32Ω, peak voltage, A-weighted, 32 samples per second	MAX9723A/		Into shutdown		-69	-69	
			MAX	9723B	Out of shutdown	-71		dD	
Click/Pop Level			MAX	MAX9723C/ MAX9723D	Into shutdown		-70		dB
		(Notes 2, 4)	MAX		Out of shutdown		-69		
Charge-Pump Switching Frequency	fCP					505	600	700	kHz
Crosstalk	XTALK	L to R or R to L, f = 10kHz, V _{OUT} = 1V _{P-P} , R _L = 32Ω , both channels loaded			80		dB		
DIGITAL INPUTS (SHDN, SDA, S	CL)								
Input High Voltage	VIH					0.7 x V _{DD}			V
Input Low Voltage	VIL							0.3 x V _{DD}	V
Input Leakage Current								±1	μA
DIGITAL OUTPUTS (SDA)									•
Output Low Voltage	Vol	I _{OL} = 3mA						0.4	V
Output High Current	ЮН	V _{SDA} = V _{DD}				1		1	μA

TIMING CHARACTERISTICS

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V, gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C, see Timing Diagram.) (Notes 1, 3)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Serial Clock Frequency	fSCL		0		400	kHz
Bus Free Time Between a STOP and a START Condition	^t BUF		1.3			μs
START Condition Hold Time	^t HD:STA		0.6			μs
Low Period of the SCL Clock	tLOW		1.3			μs
High Period of the SCL Clock	thigh		0.6			μs
Setup Time for a Repeated START Condition	^t SU:STA		0.6			μs
Data Hold Time	thd:dat		0		0.9	μs
Data Setup Time	tsu:dat		100			ns
Maximum Rise Time of SDA and SCL Signals	tr			300		ns
Maximum Fall Time of SDA and SCL Signals	tf			300		ns
Setup Time for STOP Condition	tsu:sto		0.6			μs
Pulse Width of Suppressed Spike	tsp			100		ns
Maximum Capacitive Load for Each Bus Line	CL_BUS			400		pF

Note 1: All specifications are 100% tested at $T_A = +25^{\circ}C$. Temperature limits are guaranteed by design.

Note 2: Inputs AC-coupled to SGND.

Note 3: Guaranteed by design.

- Note 4: Headphone mode testing performed with a 32Ω resistive load connected to GND. Mode transitions are controlled by <u>SHDN</u>. The K_{CP} level is calculated as: 20 x log [(level peak voltage during mode transition, no input signal)/(peak voltage under normal operation at rated power)]. Units are expressed in dB.
- **Note 5:** Output power MIN is specified at $T_A = +25^{\circ}C$.

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V, gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. Outputs in phase, both channels loaded. TA = +25°C, unless otherwise noted.)$

(See Functional Diagram/Typical Operating Circuit)

OUTPUT POWER (mW)

Typical Operating Characteristics

TOTAL HARMONIC DISTORTION PLUS **TOTAL HARMONIC DISTORTION PLUS** TOTAL HARMONIC DISTORTION PLUS **NOISE vs. FREQUENCY NOISE vs. FREQUENCY NOISE vs. FREQUENCY** 1 1 1 $V_{DD} = 2.4V$ $V_{DD} = 2.4V$ $V_{DD}=3V$ $R_L = 16\Omega$ RL = 32Ω = 16Ω R 0.1 0.1 0.1 THD+N (%) THD+N (%) (%) N+DHJ $P_{OUT} = 10 mW$ $P_{OUT} = 20 mW$ $P_{OUT} = 10 mW$ 0.01 0.01 0.01 $P_{OUT} = 37 mW$ = 25mW Рош 23mW Ρουτ 0.001 0.001 0.001 10 100 1k 10k 100k 10 100 1k 10k 100 10 100 1k 10k 100k FREQUENCY (Hz) FREQUENCY (Hz) FREQUENCY (Hz) TOTAL HARMONIC DISTORTION PLUS **TOTAL HARMONIC DISTORTION PLUS TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY NOISE vs. OUTPUT POWER NOISE vs. OUTPUT POWER** 1 100 100 $V_{DD} = 2.4V$ $V_{DD} = 3V$ $V_{DD} = 2.4V$ = 32Ω $R_1 = 16\Omega$ $R_1 = 32\Omega$ 10 10 0.1 1 1 THD+N (%) THD+N (%) THD+N (%) $P_{OUT} = 10 \text{mW}$ $f_{IN} = 1 kHz$ f_{IN} = 1kHz $f_{IN} = 20Hz$ 0.1 0.1 ≣ f_{IN} = 10kHz ≡ f_{IN} = 10kHz≡ f_{IN} = 20Hz ≢ 0.01 0.01 0.01 $P_{OUT} = 30 mW$ 1000 0.001 0.001 0.001 10 100 1k 10k 100k 0 20 40 60 0 20 40 60 FREQUENCY (Hz) OUTPUT POWER (mW) OUTPUT POWER (mW) **POWER DISSIPATION** TOTAL HARMONIC DISTORTION PLUS **TOTAL HARMONIC DISTORTION PLUS** vs. OUTPUT POWER **NOISE vs. OUTPUT POWER NOISE vs. OUTPUT POWER** 180 100 100 $V_{DD} = 2.4V$ $V_{DD} = 3V$ $V_{DD} = 3V$ f_{IN} = 1kHz 160 $R_1 = 16\Omega$ $R_L = 32\Omega$ POUT = POUTL + POUTR 10 10 140 OUTPUTS IN PHASE = 16Ω POWER DISSIPATION (mW) 120 1 THD+N (%) 1 THD+N (%) 100 R = 32Ω $f_{IN} = 1 kHz$ 80 $f_{IN} = 10 \text{kHz}$ $f_{IN} = 1 kHz$ 0.1 0.1 60 f_{IN} = 20Hz $f_{IN} = 10 kHz$ $f_{IN} = 20Hz$ 40 0.01 0.01 20 0.001 0 0.001 40 0 20 60 80 0 20 60 100 0 20 40 80 100 40 80 60


OUTPUT POWER (mW)


5


OUTPUT POWER (mW)

Typical Operating Characteristics (continued)

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V, gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. Outputs in phase, both channels loaded. T_A = +25°C, unless otherwise noted.) (See$ *Functional Diagram/Typical Operating Circuit*)








Typical Operating Characteristics (continued)

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V, gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. Outputs in phase, both channels loaded. T_A = +25°C, unless otherwise noted.) (See$ *Functional Diagram/Typical Operating Circuit*)

Typical Operating Characteristics (continued)

 $(V_{DD} = \overline{SHDN} = 3V, PGND = SGND = 0V, C1 = C2 = 1\mu F, BB_ = 0V, gain = 0dB, maximum volume, BassMax disabled. Load connected between OUT_ and SGND where specified. Outputs in phase, both channels loaded. T_A = +25°C, unless otherwise noted.) (See$ *Functional Diagram/Typical Operating Circuit*)



Pin Description

MAX9723

PIN	BUMP		
THIN QFN	UCSP	NAME	FUNCTION
1	D1	V _{DD}	Power-Supply Input. Bypass V _{DD} to PGND with a 1µF capacitor.
2	C1	C1P	Charge-Pump Flying Capacitor Positive Terminal
3	B1	PGND	Power Ground. Connect to SGND.
4	A1	C1N	Charge-Pump Flying Capacitor Negative Terminal
5	B2	SCL	Serial Clock Input. Connect a 10k Ω pullup resistor from SCL to V _{DD} .
6	A2	PVSS	Charge-Pump Output. Connect to $\text{SV}_{\text{SS}}.$ Bypass PV_{SS} with a 1µF capacitor to PGND.
7	A3	SDA	Serial-Data Input. Connect a $10k\Omega$ pullup resistor from SDA to V _{DD} .
8	B3	SHDN	Shutdown. Drive SHDN low to disable the MAX9723. Connect SHDN to V _{DD} while bit 7 is high for normal operation (see the <i>Command Register</i> section).
9	A4	SGND	Signal Ground. Connect to PGND.
10	B4	INL	Left-Channel Input
11	C4	INR	Right-Channel Input
12	D4	SVSS	Headphone Amplifier Negative Power-Supply Input. Connect to PVSS.
13	C3	BBR	Right BassMax Input. Connect an external lowpass filter between OUTR and BBR to apply bass boost to the right-channel output. Connect BBR to SGND if BassMax is not used (see the <i>BassMax (Bass Boost)</i> section).
14	D3	OUTR	Right Headphone Output
15	D2	OUTL	Left Headphone Output
16	C2	BBL	Left BassMax Input. Connect an external lowpass filter between OUTL and BBL to apply bass boost to the left-channel output. Connect BBL to SGND if BassMax is not used (see the <i>BassMax (Bass Boost)</i> section).
EP	—	EP	Exposed Paddle. Connect EP to SV _{SS} or leave unconnected.

Detailed Description

The MAX9723 stereo headphone amplifier features Maxim's DirectDrive architecture, eliminating the large output-coupling capacitors required by conventional single-supply headphone amplifiers. The MAX9723 consists of two 62mW Class AB headphone amplifiers, hardware/software shutdown control, inverting charge pump, integrated 32-level volume control, BassMax circuitry, comprehensive click-and-pop suppression circuitry, and an I²C-compatible interface (see the *Functional Diagram/Typical Operating Circuit*). A negative power supply (PVss) is created internally by inverting the positive supply (VDD). Powering the amplifiers from VDD and PVss increases the dynamic range of the amplifiers to almost twice that of other single-supply amplifiers, increasing the total available output power.

The MAX9723 DirectDrive outputs are biased at SGND (see Figure 1). The benefit of this OV bias is that the amplifier outputs do not have a DC component, eliminating the need for large DC-blocking capacitors. Eliminating the DC-blocking capacitors on the output saves board space, system cost, and improves low-frequency response.

An I²C-compatible interface allows serial communication between the MAX9723 and a microcontroller. The MAX9723 is available with two different I²C addresses allowing two MAX9723 ICs to share the same bus (see Table 1). The internal command register controls the shutdown status of the MAX9723, enables the BassMax circuitry, sets the maximum gain of the amplifier, and sets the volume level (see Table 2). The MAX9723's BassMax circuitry improves audio reproduction by boosting the bass response of the amplifier, compensating for any low-frequency attenuation introduced by






Figure 1. Traditional Amplifier Output vs. MAX9723 DirectDrive Output

the headphone. The MAX9723A and MAX9723B have a maximum amplifier gain of 0dB while the MAX9723C and MAX9723D have a maximum gain of +6dB. Amplifier volume is digitally programmable to any one of 32 levels.

DirectDrive Traditional single-supply headphone amplifiers have their outputs biased at a nominal DC voltage, typically half the supply, for maximum dynamic range. Large coupling capacitors are needed to block this DC bias from the headphone. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone amplifier.

Maxim's DirectDrive architecture uses a charge pump to create an internal negative supply voltage. This allows the MAX9723 headphone amplifier outputs to be biased at 0V, almost doubling the dynamic range while operating from a single supply. With no DC component, there is no need for the large DC-blocking capacitors. Instead of two large (typically 220µF) tantalum capacitors, the MAX9723 charge pump requires only two small 1µF ceramic capacitors, thereby conserving board space, reducing cost, and improving the low-frequency response of the headphone amplifier. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics* for details of the possible capacitor sizes.

In addition to the cost and size disadvantages, the DCblocking capacitors required by conventional headphone amplifiers limit low-frequency response and can distort the audio signal.

Previous attempts at eliminating the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis. Using the midrail biasing approach, the sleeve must be isolated from system ground, complicating product design. The DirectDrive output biasing scheme allows the sleeve to be grounded.
- During an ESD strike, the amplifier's ESD structure is the only path to system ground. The amplifier must be able to withstand the full ESD strike. The MAX9723 headphone outputs can withstand an ±8kV ESD strike (HBM).
- 3) When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the amplifiers. The DirectDrive outputs of the MAX9723 can be directly coupled to other ground-biased equipment.

Charge Pump

The MAX9723 features a low-noise charge pump. The 600kHz switching frequency is well beyond the audio range, and does not interfere with the audio signals. This enables the MAX9723 to achieve a 99dB SNR. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. Limiting the switching speed of the charge pump minimizes di/dt noise caused by the parasitic bond wire and trace inductance. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the size of C2 (see the *Functional Diagram/Typical Operating Circuit*).

Shutdown

The MAX9723 features a 5µA, low-power shutdown mode that reduces quiescent current consumption and extends battery life. Shutdown is controlled by a hardware or software interface. Driving SHDN low disables the drive amplifiers, bias circuitry, charge pump, and sets the headphone amplifier output impedance to $20k\Omega$. Similarly, the MAX9723 enters shutdown when bit seven (B7) in the control register is reset. SHDN and B7 must be high to enable the MAX9723. The I²C interface is active and the contents of the command register are not affected when in shutdown. This allows the master to write to the MAX9723 while in shutdown.



Click-and-Pop Suppression

The output-coupling capacitor is a major contributor of audible clicks and pops in conventional single-supply headphone amplifiers. The amplifier charges the coupling capacitor to its output bias voltage at startup. During shutdown the capacitor is discharged. This charging and discharging results in a DC shift across the capacitor, which appears as an audible transient at the speaker. Since the MAX9723 headphone amplifier does not require output-coupling capacitors, no audible transients occur.

Additionally, the MAX9723 features extensive click-andpop suppression that eliminates any audible transient sources internal to the device. The Power-Up/Power-Down Waveform in the *Typical Operating Characteristics* shows that there are minimal transients at the output upon startup or shutdown.

In most applications, the preamplifier driving the MAX9723 has a DC bias of typically half the supply. The input-coupling capacitor is charged to the preamplifier's bias voltage through the MAX9723's input impedance (R_{IN}) during startup. The resulting voltage shift across the capacitor creates an audible click/pop. To avoid clicks/pops caused by the input filter, delay the rise of SHDN by at least 4 time constants, $4 \times R_{IN} \times C_{IN}$, relative to the start of the preamplifier.

BassMax (Bass Boost)

Typical headphones do not have a flat-frequency response. The small physical size of the diaphragm does not allow the headphone speaker to efficiently reproduce low frequencies. This physical limitation results in attenuated bass response. The MAX9723 includes a bass boost feature that compensates for the headphone's poor bass response by increasing the amplifier gain at low frequencies.

The DirectDrive output of the MAX9723 has more headroom than typical single-supply headphone amplifiers. This additional headroom allows boosting the bass frequencies without the output-signal clipping.

Program the BassMax gain and cutoff frequency with external components connected between OUT_ and BB_ (see the *Functional Diagram/Typical Operating Circuit*). Use the I²C-compatible interface to program the command register to enable/disable the BassMax circuit.

BB_ is connected to the noninverting input of the output amplifier when BassMax is enabled. BB_ is pulled to SGND when BassMax is disabled. The typical application of the BassMax circuit involves feeding a lowpass version of the output signal back to the amplifier. This is realized




Figure 2. BassMax External Connections

using positive feedback from OUT_ to BB_. Figure 2 shows the connections needed to implement BassMax.

Maximum Gain Control

The MAX9723A and MAX9723B have selectable maximum gains of -5dB or 0dB (see Table 5) while the MAX9723C and MAX9723D have selectable maximum gains of +1dB or +6dB (see Table 6). Bit 5 in the command register selects between the two maximum gain settings.

Volume Control

MAX9723

The MAX9723 includes a 32-level volume control that adjusts the gain of the output amplifiers according to the code contained in the command register. Volume is programmed through the command register bits [4:0]. Tables 7–10 show all of the available gain settings for the MAX9723A–MAX9723D. The mute attenuation is typically better than 100dB when driving a 32Ω load.

Serial Interface

The MAX9723 features an I²C/SMBus-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the MAX9723 and the master at clock rates up to 400kHz. Figure 3 shows the 2-wire interface timing diagram. The MAX9723 is a receive-only slave device relying on the master to generate the SCL signal. The MAX9723 cannot write to the SDA bus except to acknowledge the receipt of data




Figure 3. 2-Wire Serial-Interface Timing Diagram

from the master. The master, typically a microcontroller, generates SCL and initiates data transfer on the bus.

A master device communicates to the MAX9723 by transmitting the proper address followed by the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The MAX9723 SDA line operates as both an input and an open-drain output. A pullup resistor, greater than 500 Ω , is required on the SDA bus. The MAX9723 SCL line operates as an input only. A pullup resistor, greater than 500 Ω , is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX9723 from highvoltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals.

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *START and STOP Conditions section*). SDA and SCL idle high when the I²C bus is not busy.

Start and Stop Conditions

SDA and SCL idle high when the bus is not in use. A master device initiates communication by issuing a

START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 4). A START condition from the master signals the beginning of transmission to the MAX9723. The master terminates transmission and frees the bus by issuing a STOP condition. The bus remains active if a REPEATED START condition is generated instead of a STOP condition.

Early STOP Conditions

The MAX9723 recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition.

Slave Address

The MAX9723 is available with one of two preset slave addresses (see Table 1). The address is defined as the seven most significant bits (MSBs) followed by the Read/Write (R/W) bit. The address is the first byte of information sent to the MAX9723 after the START condition. The MAX9723 is a slave device only capable of being written to. The sent R/W bit must always be a zero when configuring the MAX9723.

The MAX9723 acknowledges the receipt of its address even if R/\overline{W} is set to 1. However, the MAX9723 will not drive SDA. Addressing the MAX9723 with R/\overline{W} set to 1 causes the master to receive all 1's regardless of the contents of the command register.

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the MAX9723 uses to handshake receipt of each byte of






Figure 4. START, STOP, and REPEATED START Conditions

Table 1. MAX9723 Address Map

PART		MAX9723 SLAVE ADDRESS							
FANI	A6	A5	A 4	A3	A2	A1	A0	R/W	
MAX9723A	1	0	0	1	1	0	0	0	
MAX9723B	1	0	0	1	1	0	1	0	
MAX9723C	1	0	0	1	1	0	0	0	
MAX9723D	1	0	0	1	1	0	1	0	

Table 2. MAX9723 Command Register

B7	B6	B5	B 4	B 3	B2	B1	B0
SHUTDOWN	BassMax ENABLE	MAXIMUM GAIN		V	OLUN	ΛE	

data (see Figure 5). The MAX9723 pulls down SDA during the master-generated 9th clock pulse. The SDA line must remain stable and low during the high period of the acknowledge clock pulse. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master may reattempt communication.

Write Data Format

A write to the MAX9723 includes transmission of a START condition, the slave address with the R/W bit reset to 0 (see Table 1), one byte of data to configure the command register, and a STOP condition. Figure 6 illustrates the proper format for one frame.

The MAX9723 only accepts write data, but it acknowledges the receipt of its address byte with the R/W bit set high. The MAX9723 does not write to the SDA bus in the event that the R/W bit is set high. Subsequently,






Figure 5. Acknowledge

Table 3. Shutdown Control, SHDN = 1

MODE	B7
MAX9723 Disabled	0
MAX9723 Enabled	1

Table 4. BassMax Control

MODE	B6
BassMax Disabled	0
BassMax Enabled	1

the master reads all 1's from the MAX9723. Always reset the R/W bit to 0 to avoid this situation.

Command Register

The MAX9723 has one command register that is used to enable/disable shutdown, enable/disable BassMax, and set the maximum gain and volume. Table 2 describes the function of the bits contained in the command register.

Reset B7 to 0 to shut down the MAX9723. The MAX9723 wakes up from shutdown when B7 is set to 1 provided SHDN is high. SHDN must be high and B7 must be set to 1 for the MAX9723 to operate normally (see Table 3).

Set B6 to 1 to enable BassMax (see Table 4). The output signal's low-frequency response will be boosted according to the external components connected between OUT_ and BB_. See the *BassMax Gain-Setting Components* section in the *Applications Information* section for details on choosing the external components.




Figure 6. Write Data Format Example

The MAX9723A and MAX9723B have a maximum gain setting of -5dB or 0dB, while the MAX9723C and MAX9723D have a maximum gain setting of +1dB or +6dB. B5 in the command register programs the maximum gain (see Tables 5 and 6).

Adjust the MAX9723's amplifier gain with the volume control bits [4:0]. The gain is adjustable to one of 32 steps ranging from full mute to the maximum gain programmed by B5. Tables 7–10 list all the possible gain settings for the MAX9723. Figures 7–10 show the volume control transfer functions for the MAX9723.

Power-On Reset

The contents of the MAX9723's command register at power-on are shown in Table 11.

_Applications Information

Power Dissipation and Heat Sinking

Linear power amplifiers can dissipate a significant amount of power under normal operating conditions. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$

where T_{J(MAX)} is +150°C, T_A is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} for the thin QFN package is +59°C/W.

The MAX9723 has two power dissipation sources, the charge pump and the two output amplifiers. If the power dissipation exceeds the rated package dissipa-

Table 5. MAX9723A and MAX9723BMaximum Gain Control

MAXIMUM GAIN (dB)	B5
-5	0
0	1

Table 6. MAX9723C and MAX9723DMaximum Gain Control

MAXIMUM GAIN (dB)	B5				
+1	0				
+6	1				

tion, reduce V_{DD}, increase load impedance, decrease the ambient temperature, or add heatsinking. Large output, supply, and ground traces decrease θ_{JA} , allowing more heat to be transferred from the package to surrounding air.

Output Dynamic Range

Dynamic range is the difference between the noise floor of the system and the output level at 1% THD+N. It is essential that a system's dynamic range be known before setting the maximum output gain. Output clipping will occur if the output signal is greater than the dynamic range of the system. The DirectDrive architecture of the MAX9723 has increased dynamic range compared to other single-supply amplifiers.

Use the THD+N vs. Output Power in the *Typical Operating Characteristics* to identify the system's dynamic range. Find the output power that causes 1% THD+N for a given load. This point will indicate what output power causes the output to begin to clip. Use the following equation to determine the peak output voltage that causes 1% THD+N for a given load.

$$V_{OUT_(P-P)} = 2\sqrt{2(P_{OUT_{1\%}} \times R_L)}$$

where $P_{OUT_1\%}$ is the output power that causes 1% THD+N, R_L is the load resistance, and $V_{OUT_(P-P)}$ is the peak output voltage. After $V_{OUT_(P-P)}$ is identified, determine the peak input voltage that can be amplified without clipping:

$$V_{IN}(P-P) = \frac{V_{OUT}(P-P)}{10^{\left(\frac{A_V}{20}\right)}}$$

where $V_{IN_(P-P)}$ is the largest peak voltage that can be amplified without clipping, and A_V is the voltage gain of



Table 7. MAX9723A and MAX9723B Gain Settings (B5 = 1, Max Gain = 0dB)

	- 、 -	-	1	<i>,</i>			
B4	В3	B2	B1	B0 (LSB)	GAIN (dB)		
1	1	1	1	1	0		
1	1	1	1	0	-0.5		
1	1	1	0	1	-1		
1	1	1	0	0	-1.5		
1	1	0	1	1	-2		
1	1	0	1	0	-2.5		
1	1	0	0	1	-3		
1	1	0	0	0	-4		
1	0	1	1	1	-5		
1	0	1	1	0	-6		
1	0	1	0	1	-7		
1	0	1	0	0	-9		
1	0	0	1	1	-11		
1	0	0	1	0	-13		
1	0	0	0	1	-15		
1	0	0	0	0	-17		
0	1	1	1	1	-19		
0	1	1	1	0	-21		
0	1	1	0	1	-23		
0	1	1	0	0	-25		
0	1	0	1	1	-27		
0	1	0	1	0	-29		
0	1	0	0	1	-31		
0	1	0	0	0	-33		
0	0	1	1	1	-35		
0	0	1	1	0	-37		
0	0	1	0	1	-39		
0	0	1	0	0	-41		
0	0	0	1	1	-43		
0	0	0	1	0	-45		
0	0	0	0	1	-47		
0	0	0	0	0	MUTE		

the amplifier in dB determined by the maximum gain setting (Bit 5) or the combination of the maximum gain setting plus bass boost (see the *BassMax Gain-Setting Components* section). Table 8. MAX9723A and MAX9723B GainSettings (B5 = 0, Max Gain = -5dB)

		-						
B4	B3	B2	B1	B0 (LSB)	GAIN (dB)			
1	1	1	1	1	-5			
1	1	1	1	0	-6			
1	1	1	0	1	-7			
1	1	1	0	0	-9			
1	1	0	1	1	-11			
1	1	0	1	0	-13			
1	1	0	0	1	-15			
1	1	0	0	0	-17			
1	0	1	1	1	-19			
1	0	1	1	0	-21			
1	0	1	0	1	-23			
1	0	1	0	0	-25			
1	0	0	1	1	-27			
1	0	0	1	0	-29			
1	0	0	0	1	-31			
1	0	0	0	0	-33			
0	1	1	1	1	-35			
0	1	1	1	0	-37			
0	1	1	0	1	-39			
0	1	1	0	0	-41			
0	1	0	1	1	-43			
0	1	0	1	0	-45			
0	1	0	0	1	-47			
0	1	0	0	0	-51			
0	0	1	1	1	-55			
0	0	1	1	0	-59			
0	0	1	0	1	-63			
0	0	1	0	0	-67			
0	0	0	1	1	-71			
0	0	0	1	0	-75			
0	0	0	0	1	-79			
0	0	0	0	0	MUTE			

Component Selection

Input-Coupling Capacitor

The AC-coupling capacitor (C_{IN}) and internal gain-setting resistor form a highpass filter that removes any DC bias from an input signal (see the *Functional Diagram/ Typical Operating Circuit*). C_{IN} allows the MAX9723 to bias the signal to an optimum DC level. The -3dB point

B4	B3	B2	B1	B0 (LSB)	GAIN (dB)
1	1	1	1	1	6
1	1	1	1	0	5.5
1	1	1	0	1	5
1	1	1	0	0	4.5
1	1	0	1	1	4
1	1	0	1	0	3.5
1	1	0	0	1	3
1	1	0	0	0	2
1	0	1	1	1	1
1	0	1	1	0	0
1	0	1	0	1	-1
1	0	1	0	0	-3
1	0	0	1	1	-5
1	0	0	1	0	-7
1	0	0	0	1	-9
1	0	0	0	0	-11
0	1	1	1	1	-13
0	1	1	1	0	-15
0	1	1	0	1	-17
0	1	1	0	0	-19
0	1	0	1	1	-21
0	1	0	1	0	-23
0	1	0	0	1	-25
0	1	0	0	0	-27
0	0	1	1	1	-29
0	0	1	1	0	-31
0	0	1	0	1	-33
0	0	1	0	0	-35
0	0	0	1	1	-37
0	0	0	1	0	-39
0	0	0	0	1	-41
0	0	0	0	0	MUTE

Table 9. MAX9723C and MAX9723D Gain

of the highpass filter, assuming zero-source impedance, is given by:

$$f_{-3dB} = \frac{1}{2\pi \times R_{IN} \times C_{IN}}$$

Table 10. MAX9723C and MAX9723D Gain
Settings (B5 = 0, Max Gain = +1dB)

	- (-,		· · · · · · ,	
B4	B 3	B2	B1	B0 (LSB)	GAIN (dB)
1	1	1	1	1	1
1	1	1	1	0	0
1	1	1	0	1	-1
1	1	1	0	0	-3
1	1	0	1	1	-5
1	1	0	1	0	-7
1	1	0	0	1	-9
1	1	0	0	0	-11
1	0	1	1	1	-13
1	0	1	1	0	-15
1	0	1	0	1	-17
1	0	1	0	0	-19
1	0	0	1	1	-21
1	0	0	1	0	-23
1	0	0	0	1	-25
1	0	0	0	0	-27
0	1	1	1	1	-29
0	1	1	1	0	-31
0	1	1	0	1	-33
0	1	1	0	0	-35
0	1	0	1	1	-37
0	1	0	1	0	-39
0	1	0	0	1	-41
0	1	0	0	0	-45
0	0	1	1	1	-49
0	0	1	1	0	-53
0	0	1	0	1	-57
0	0	1	0	0	-61
0	0	0	1	1	-65
0	0	0	1	0	-69
0	0	0	0	1	-73
0	0	0	0	0	MUTE

Table 11. Initial Power-Up CommandRegister Status

MODE	B7	B6	B5	B4	B3	B2	B1	B0
Power-On Reset	1	1	1	1	1	1	1	1




Figure 7. MAX9723A/MAX9723B Transfer Function with B5 = 1




Figure 9. MAX9723C/MAX9723D Transfer Function with B5 = 1

where R_{IN} is a minimum of 10k Ω . Choose C_{IN} such that f_{-3dB} is well below the lowest frequency of interest. Setting f_{-3dB} too high affects the amplifier's low-frequency response. Use capacitors with low-voltage coefficient dielectrics. Film or COG dielectric capacitors are good choices for AC-coupling capacitors. Capacitors with high-voltage coefficients, such as ceramics, can result in increased distortion at low frequencies.




Figure 8. MAX9723A/MAX9723B Transfer Function with B5 = 0




Figure 10. MAX9723C/MAX9723D Transfer Function with B5 = 0

Charge-Pump Flying Capacitor

The charge-pump flying capacitor connected between C1N and C1P affects the charge pump's load regulation and output impedance. Choosing a flying capacitor that is too small degrades the MAX9723's ability to provide sufficient current drive and leads to a loss of output voltage. Increasing the value of the flying capacitor improves load regulation and reduces the chargepump output impedance. See the Output Power vs.

MAX9723






Figure 11. BassMax, Gain Profile Example

MAX9723

Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics*.

Charge-Pump Hold Capacitor

The hold capacitor's value and ESR directly affect the ripple at PVss. Ripple is reduced by increasing the value of the hold capacitor. Choosing a capacitor with lower ESR reduces ripple and output impedance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the *Typical Operating Characteristics*.

BassMax Gain-Setting Components

The bass-boost low-frequency response, when BassMax is enabled, is set by the ratio of R1 to R2 by the following equation (see Figure 2):

$$A_{V_BOOST} = 20 \times \log \frac{R1 + R2}{R1 - R2}$$

where A_{V_BOOST} is the voltage gain boost in dB at low frequencies. A_{V_BOOST} is added to the gain realized by the volume setting. The absolute gain at low frequencies is equal to:

 $A_{V_{TOTAL}} = A_{V_{VOL}} + A_{V_{BOOST}}$

where $A_{V_{-}VOL}$ is the gain due to the volume setting, and $A_{V_{-}TOTAL}$ is the absolute gain at low frequencies.

To maintain circuit stability, the ratio:

R2/(R1 + R2)

must not exceed 1/2. A ratio equaling 1/3 is recommended. The switch that shorts BB_ to SGND, when BassMax is disabled, can have an on-resistance as high as 300Ω . Choose a value for R1 that is greater than $40k\Omega$ to ensure that positive feedback is negligible when BassMax is disabled. Table 12 contains a list of R2 values, with R1 = $47k\Omega$, and the corresponding low-frequency gain.

The low-frequency boost attained by the BassMax circuit is added to the gain realized by the volume setting. Select the BassMax gain so that the output signal will remain within the dynamic range of the MAX9723. Output signal clipping will occur at low frequencies if the BassMax gain boost is excessively large (see the *Output Dynamic Range* section).

Capacitor C3 forms a pole and a zero according to the following equations:

$$f_{POLE} = \frac{R1 - R2}{2\pi \times C3 \times R1 \times R2}$$
$$f_{ZERO} = \frac{R1 + R2}{2\pi \times C3 \times R1 \times R2}$$

fPOLE is the frequency at which the gain boost begins to roll off. fZERO is the frequency at which the bassboost gain no longer affects the transfer function and the volume-control gain dominates. Table 13 contains a list of capacitor values and the corresponding poles and zeros for a given DC gain. See Figure 11 for an example of a gain profile using BassMax.

Custom Maximum Gain Setting Using BassMax

The circuit in Figure 12 uses the BassMax function to increase the maximum gain of the MAX9723. The gain boost created with the circuit in Figure 12 is added to the maximum gain selected by Bit 5 in the command register. Set the maximum gain with RA and RB using the following equation:

$$A_{V_{TOTAL}} = A_{V_{VOL}} + 20 \times \log\left(\frac{RA + RB}{RA - RB}\right)$$

where A_{V_VOL} is the gain due to the volume setting, and A_{V_TOTAL} is the absolute passband gain in dB.

Capacitor CA blocks any DC offset from being gained, but allows higher frequencies to pass. CA creates a pole that indicates the low-frequency point of the pass band. Choose CA so that the lowest frequencies of






Figure 12. Using BassMax to Increase MAX9723's Maximum Gain

Table 12. BassMax Gain Examples (R1 = $47k\Omega$)

R2 (k Ω)	A _V GAIN (dB)
39	20.6
33	15.1
27	11.3
22	8.8
15	5.7
10	3.7

Table 13. BassMax Pole and Zero Examples for a Gain Boost of 8.8dB (R1 = $47k\Omega$, R2 = $22k\Omega$)

C3 (nF)	f _{POLE} (Hz)	fzero (Hz)
100	38	106
82	47	130
68	56	156
56	68	190
47	81	230
22	174	490
10	384	1060




Figure 13. Increasing the Maximum Gain Using BassMax

interest are not attenuated. For a typical application, set fPOLE equal to or below 20Hz.


$$CA = \frac{1}{2 \pi f_{POLE} \times (RA - RB)}$$

Figure 13 shows the frequency response of the circuit in Figure 12. With RA = $47k\Omega$, RB = $22k\Omega$, and CA = 0.33µF, the passband gain is set to 8.8dB.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect PGND and SGND together at a single point on the PC board. Connect PVSs to SVSs and bypass with a 1 μ F capacitor to PGND. Bypass V_{DD} to PGND with a 1 μ F capacitor. Place the power-supply bypass capacitor and the charge-pump capacitors as close to the MAX9723 as possible. Route PGND and all traces that carry switching transients away from SGND and the audio signal path. Route digital signal traces away from the audio signal path. Make traces perpendicular to each other when routing digital signals over or under audio signals.

The thin QFN package features an exposed paddle that improves thermal efficiency. Ensure that the exposed paddle is electrically isolated from PGND, SGND, and V_{DD}. Connect the exposed paddle to SVss when the board layout dictates that the exposed paddle cannot be left floating.



UCSP Applications Information


For the latest application details on UCSP construction, dimensions, tape carrier information, PC board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to Maxim's website at **www.maxim-ic.com/ucsp** and look up Application Note 1891: Understanding the Basics of the Wafer-Level Chip-Scale Package (WL-CSP).

Chip Information


TRANSISTOR COUNT: 7165 PROCESS: BICMOS

System Diagram

MAX9723




Pin Configurations



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



MAX9723

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

						1MDN	DIM	1ENS	IONS						
PKG	12	2L 4×	4	16	5L 4x	4	21)L 4×	4	24	4L 4×	:4	28	3L 4×	:4
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	0	.20 RE	F	0	.20 RE	F	0	.20 RE	F	0	.20 RE	F	0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e	().80 BS	с.	0	.65 BS	C.	0	0.50 BSC.			0.50 BSC.		0.40 BSC.		
ĸ	0.25	-	-	0.25	-	-	0.25	-	1	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		12			16		20			24			28		
ND		3			4		5				6			7	
NE		З			4			5			6		7		
Jedec Var.		WGGB			WGGC			WGGD-:	1		WGGD-	5	WGGE		

EXPOSED PAD VARIATIONS									
PKG.		D2			E2				
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.			
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25			
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25			
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25			
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25			
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25			
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25			
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25			
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63			
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63			
T2444N-4	2.45	2.60	2.63	2.45	2.60	2.63			
T2444M-1	2.45	2.60	2.63	2.45	2.60	2.63			
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70			

NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 🖄 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- 🕭 DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- MD AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1. 9. DRAWING CONFORMS TO JEDEU MUZEU, EACET FOR TELEVILLE MARKING IS FOR PACKAGE DRIENTATION REFERENCE DNLY.
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 12. WARPAGE SHALL NOT EXCEED 0.10mm.

-DRAWING NOT TO SCALE-


- 🖄 LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 15. ALL DIMENSIONS ARE THE SAME FOR LEADED (-) & PbFREE (+) PACKAGE CODES.

TITLE: ITLE: PACKAGE DUTLINE 12,16,20,24,28L THIN QFN, 4×4×0.75mr APPROVAL DOCUMENT CONTROL NO. REV. 21-0139 I 22 APPROVAL 12/2

////////////

_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



_Revision History

	REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
	2	8/08	Updated TQFN pin configuration, and corrected <i>Typical Operating Circuit</i> and <i>System Diagram</i> pin names	20, 21

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 __

© 2008 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

_ 25

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated: MAX9723DETE+