











SN54AHCT273, SN74AHCT273

SCLS375F - JUNE 1997-REVISED JULY 2014

SNx4AHCT273 Octal D-Type Flip-Flops With Clear

Features

- Inputs are TTL-Voltage Compatible
- Contain Eight Flip-Flops With Single-Rail Outputs
- **Direct Clear Input**
- Individual Data Input to Each Flip-Flop
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

Applications

- **Buffers and Storage Registers**
- Shift Registers
- **Pattern Generators**
- Servers
- PCs and Notebooks
- **Network Switches**
- Memory Systems
- **Databases**

3 Description


These devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SSOP (20)	7.20 mm × 5.30 mm		
	SOIC (20)	12.80 mm × 7.50 mm		
SNx4AHCT273	PDIP (20)	22.48 mm × 6.35 mm		
	TSSOP (20)	6.50 mm × 4.40 mm		
	TVSOP (20)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematics








Table of Contents

1	Features 1	9	Detailed Description	8
2	Applications 1		9.1 Overview	8
3	Description 1		9.2 Functional Block Diagrams	8
4	Simplified Schematics 1		9.3 Feature Description	9
5	Revision History		9.4 Device Functional Modes	9
6	Pin Configuration and Functions	10	Application and Implementation	10
7	Specifications4		10.1 Application Information	10
′	•		10.2 Typical Application	10
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	11
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics		12.2 Layout Example	11
	7.6 Timing Requirements	13	Device and Documentation Support	
	7.7 Switching Characteristics		13.1 Related Links	12
	7.8 Noise Characteristics		13.2 Trademarks	12
	7.9 Operating Characteristics		13.3 Electrostatic Discharge Caution	12
	7.10 Typical Characteristics		13.4 Glossary	12
8	Parameter Measurement Information 7	14	Mechanical, Packaging, and Orderable Information	12

5 Revision History

Changes from Revision E (April 2002) to Revision F	Page
Updated document to new TI data sheet standards	1
Deleted Ordering Information table.	1
Added Applications	1
Added Pin Functions table.	3
Added Handling Ratings table.	
• Changed MAX operating temperature to 125°C in Recommended Operating Conditions table	
Added Typical Characteristics section	6
Added Detailed Description section	8
Added Application and Implementation section.	10


Product Folder Links: SN54AHCT273 SN74AHCT273


ubinit Documentation Feedback




6 Pin Configuration and Functions

SN54AHCT273 . . . J OR W PACKAGE SN74AHCT273 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)







Pin Functions

	PIN	1/0	250000500
NO.	NAME	1/0	DESCRIPTION
1	CLR	I	Clear Pin
2	1Q	0	1Q Output
3	1D	1	1D Input
4	2D	1	2D Input
5	2Q	0	2Q Output
6	3Q	0	3Q Output
7	3D	1	3D Input
8	4D	1	4D Input
9	4Q	0	4Q Output
10	GND	_	Ground Pin
11	CLK	1	Clock Pin
12	5Q	0	5Q Output
13	5D	1	5D Input
14	6D	1	6D Input
15	6Q	0	6Q Output
16	7Q	0	7Q Output
17	7D	1	7D Input
18	8D	1	8D Input
19	8Q	0	8Q Output
20	V _{cc}		Power Pin

Copyright © 1997–2014, Texas Instruments Incorporated

Submit Documentation Feedback



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_{I}	Input voltage range (2)		-0.5	7	V
Vo	Output voltage range (2)		-0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND	·		±75	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT	
T _{stg}	Storage temperature rang	ge	-65	150	°C	
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN54AHCT	^{273⁽²⁾}	SN74AHC	SN74AHCT273	
		MIN	MAX	MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_{I}	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	V_{CC}	0	V_{CC}	V
I _{OH}	High-level output current		-8		-8	mA
I _{OL}	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20	_	20	ns/V
T _A	Operating free-air temperature	-55	125	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI Application Report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Preview.

Submit Documentation Feedback

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		SN74AHCT273						
	THERMAL METRIC ⁽¹⁾	DB	DW	DGV	N	NS	PW	UNIT
				20 F	PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.7	81.8	118.1	53.9	79.4	104.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.4	47.8	33.4	38.8	45.9	38.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.9	49.4	59.6	34.7	46.9	55.7	
ΨЈТ	Junction-to-top characterization parameter	21.6	20.1	1.1	26.9	19.1	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.5	49.0	58.9	34.7	46.5	55.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	v	T _A = 25°C			SN54AHCT273 ⁽¹⁾		SN74AHCT273		UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
V	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
V _{OH}	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		V
V	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1 V	\/
V _{OL}	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	
I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽²⁾		±1	μΑ
Icc	$V_I = V_{CC}$ or GND $I_O = 0$	5.5 V			4		40		40	μΑ
ΔI _{CC} ⁽³⁾	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
C _i	V _I = V _{CC} or GND	5 V		2.5	10				10	pF

⁽¹⁾ Product Preview.

7.6 Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

		<u> </u>	T _A = 25	°C	SN54AHCT	273 ⁽¹⁾	SN74AH	CT273	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t Dulas duration	CLR low	5		6		6		9	
ι _w	Pulse duration	CLK high or low	5		6.5		6.5		ns
	Catua tima	Data before CLK↑	5		5		5		ns
t _{su}	Setup time	CLR before CLK↑	2.5		2.5		2.5		
t _h	Hold time, data after CLK↑		0		0		0		ns

(1) Product Preview.

Copyright © 1997-2014, Texas Instruments Incorporated Product Folder Links: SN54AHCT273 SN74AHCT273

On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$. This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC} .

STRUMENTS

7.7 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM TO		LOAD	T _A = 25°C		T _A = 25°C SN54AH		CT273 ⁽¹⁾	SN74AH	ICT273	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
4			C _L = 15 pF	75 ⁽²⁾	120 ⁽²⁾		65 ⁽²⁾		65		MHz
t _{max}			C _L = 50 pF	50	75		45		45		IVITZ
t _{PHL}	CLR	Q	C _L = 15 pF		7.5 ⁽²⁾	10 ⁽²⁾	1 ⁽²⁾	11.6 ⁽²⁾	1	11.6	ns
t _{PLH}	CLK	0	C 45 pF		5.5 ⁽²⁾	7.5 ⁽²⁾	1 ⁽²⁾	8.8(2)	1	8.8	
t _{PHL}	CLK	\ \	Q $C_L = 15 \text{ pF}$		5.8 ⁽²⁾	8.2(2)	1 ⁽²⁾	10 ⁽²⁾	1	10	ns
t _{PHL}	CLR	Q	C _L = 50 pF		8.5	11	1	12.6	1	12.6	ns
t _{PLH}	CLK	Q	$C_1 = 50 \text{ pF}$		6.5	8.5	1	9.8	1	9.8	
t _{PHL}	CLK	Q	C _L = 50 pr		6.8	9.2	1	11	1	11	ns
t _{sk(o)}			C _L = 50 pF			1 ⁽³⁾				1	ns

- (1) Product Preview.
- On products compliant to MIL-PRF-38535, this parameter is not production tested. On products compliant to MIL-PRF-38535, this parameter does not apply.

7.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

	DADAMETED	SN7	'4AHCT273		LIMIT
	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		7.6		V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.48		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4			V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V


⁽¹⁾ Characteristics are for surface-mount packages only.

7.9 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST (CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	27	pF

7.10 Typical Characteristics




Submit Documentation Feedback

Copyright © 1997-2014, Texas Instruments Incorporated



8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

These circuits are positive-edge-triggered D-type flip-flops with a direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The inputs are TTL compatible with V_{IL} at 0.8 V and V_{IH} at 2 V. This feature allows the use of these devices as up translators in a mixed 3.3 V to 5 V system environment.

9.2 Functional Block Diagrams




Figure 3. Logic Diagram (Positive Logic)




Figure 4. Logic Diagram, Each Flip-flop (Positive Logic)

Submit Documentation Feedback



9.3 Feature Description

- Allow up voltage translation from 3.3 V to 5 V
 - Inputs accept TTL voltage levels
- Slow edge rates minimize output ringing

9.4 Device Functional Modes

Table 1. Function Table (Each Flip-flop)

	OUTPUT		
CLR	CLK	D	Q
L	X	X	L
Н	↑	Н	Н
Н	↑	L	L
Н	L	X	Q_0

Copyright © 1997–2014, Texas Instruments Incorporated

10 Application and Implementation

10.1 Application Information

The SNx4AHCT273 is a low-drive CMOS device that can be used for a multitude of applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are TTL compatible. This feature makes it ideal for translating up from 3.3 V to 5 V. Figure 6 shows the reduction in ringing compared to higher drive parts such as AC.

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended input conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part
 - Outputs should not be pulled above V_{CC}

Submit Documentation Feedback



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 7 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally inputs will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 7. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHCT273	Click here	Click here	Click here	Click here	Click here
SN74AHCT273	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54AHCT273 SN74AHCT273

Submit Documentation reeuback





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	0 ,1	Drawing		Qty	(2)	(6)	(3)	,	(4/5)	·
SN74AHCT273DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB273	Samples
SN74AHCT273DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB273	Samples
SN74AHCT273DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT273	Samples
SN74AHCT273DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT273	Samples
SN74AHCT273DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT273	Samples
SN74AHCT273N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHCT273N	Samples
SN74AHCT273NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT273	Samples
SN74AHCT273PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HB273	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHCT273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHCT273NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHCT273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 2-Oct-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT273DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHCT273DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHCT273NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHCT273PWR	TSSOP	PW	20	2000	367.0	367.0	38.0



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated