



# Non-Isolated, Phase Dimmable, Buck PFC LED Driver with Digital Reference Control

Check for Samples: TPS92075

#### **FEATURES**

- Controlled Reference Derived PFC
- Integrated Digital Phase-Angle Decoder
- Digital 50/60 Hz Synchronization
- Phase-Symmetry Balancing
- Constant LED current operation
- Fast Start-up
- Dimming Implemented Via Analog Reference Control
- Smooth Dimming Transitions
- Overvoltage Protection
- Feedback Short-Circuit Protection
- Leading and Trailing Edge Dimmer Compatibility
- Low BOM Cost and Small PCB Footprint
- Patent Pending Digital Architecture
- Available in 8-Pin SOIC and 6-Pin TSOT

# **APPLICATIONS**

- Bulb Replacement
- Area Lighting
- Dimmable and Non-Dimmable LED Lamps


#### **DESCRIPTION**

The TPS92075 is a hybrid power factor controller (PFC) with a built-in phase dimming decoder. The device analyzes line cycles continuously using an internal, low-power, digital controller for shape and symmetry. The power converter stage generates an analog current reference and uses it to regulate the output current. The device uses control algorithms to manipulate the analog reference. These algorithms optimize dimmer compatibility, power factor and total harmonic distortion (THD).

Using a constant off-time control, the solution achieves low component count, high efficiency and inherently provides variation in the switching frequency. This variation creates an emulated spread spectrum effect easing the converters EMI signature and allowing a smaller input filter.

The TPS92075 also includes standard features: current limit, overvoltage protection, thermal shutdown, and VCC undervoltage lockout, all in packages utilizing only 6 pins.

#### SIMPLIFIED APPLICATION DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ORDERING INFORMATION(1)

TEMPERATURE RANGE (T <sub>J</sub> ) PACKAGE <sup>(2)</sup>		PINS	ORDERABLE DEVICE NUMBER	TRANSPORT MEDIUM	QUANTITY
-40 to 125°C	SOIC	0	TPS92075D	Rail	95
-40 to 125 C	SOIC	8	TPS92075DR	Tape and Reel	2500
40 to 425°C	TOOT	6	TPS92075DDC	Tape and Mini-Reel	1000
–40 to 125°C	TSOT	6	TPS92075DDCR	Tape and Reel	3000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Product Folder Links: TPS92075

Submit Documentation Feedback

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



# **ABSOLUTE MAXIMUM RATINGS(1)**

All voltages are with respect to GND,  $-40^{\circ}$ C <  $T_J = T_A < 125^{\circ}$ C, all currents are positive into and negative out of the specified terminal (unless otherwise noted)

		VA	LUE	UNIT	
		MIN			
Input voltage range	VCC	-0.3	22	V	
	ASNS, COFF	-0.3	6.0		
Bias and ISNS	I <sub>Q</sub> bias current (non-switching)		2.5	mA	
	ISNS <sup>(2)</sup> to Ground	-0.3	2.5	V	
Gate	GATE - continuous	-0.3	18	V	
	GATE - 100 ns	-2.5	20.5	V	
Continuous power dissipation	1	Internall	y Limited		
Electrostatic discharge	Human Body Model (HBM)		2	kV	
	Field Induced Charged Device Model (FICDM)		750	V	
Operating junction temperatu	re, T <sub>J</sub> <sup>(3)</sup>		160		
Storage temperature range,	r <sub>stg</sub>	-65	55 150		
Lead temperature, soldering,	10s		260		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) ISNS can sustain -2 V for 100 ns without damage.
- (3) Maximum junction temperature is internally limited.

#### THERMAL INFORMATION

		TPSS		
	THERMAL METRIC <sup>(1)</sup>	SOIC (D)	TSOT (DDC)	UNITS
		8 PINS	6 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	112.3	165.5	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	58.4	28.8	
$\theta_{JB}$	Junction-to-board thermal resistance (4)	52.5	24.6	9004
ΨЈТ	Junction-to-top characterization parameter <sup>(5)</sup>	12.5	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	51.9	23.8	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance (7)	NA	NA	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



# RECOMMENDED OPERATING CONDITIONS(1)

Unless otherwise noted, all voltages are with respect to GND, -40°C <  $T_J = T_A < 125$ °C.

	BAINI	TVD	MAN	
	MIN	TYP	MAX	UNIT
Supply input voltage range VCC		11	18	V
Operating junction temperature	-40		125	°C

<sup>(1)</sup> Operating Ratings are conditions under which operation of the device is specified and do not imply assured performance limits. For specified performance limits and associated test conditions, see the Electrical Characteristics table.


# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified –40°C  $\leq$  T $_{J}$  = T $_{A}$   $\leq$  125°C, V $_{CC}$  = 14 V, C $_{VCC}$  = 10  $\mu$ F C $_{GATE}$  = 2.2 nF

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VO	LTAGE INPUT (VCC)	•				
IQ	V <sub>CC</sub> quiescent current	Not switching		1.3	2.5	mA
I <sub>Q_SD</sub>	V <sub>CC</sub> low power mode current	V <sub>CC</sub> < V <sub>CC(UVLO)</sub>		120	250	μA
V <sub>VCC</sub>	Input range	$V_{CC} \le V_{CC(OVP)}$			18	V
V <sub>CC(OVP)</sub>	Overvoltage protection threshold	$V_{CC} > V_{CC(OVP)}$	18.0		20.0	V
V	V LIVI O throshold	V <sub>CC</sub> rising		9.8	10.5	V
V <sub>CC(UVLO)</sub>	V <sub>CC</sub> UVLO threshold	V <sub>CC</sub> falling	5.75	6.40		V
V <sub>CC(HYS)</sub>	V <sub>CC</sub> UVLO hysteresis			3.3		V
ANGLE DEN	ODULATION					
ASNS <sub>TH-Hi</sub>	Angle detect rising threshold		0.9	1.0	1.1	V
ASNS <sub>TH-Low</sub>	Angle detect falling threshold		0.465	0.500	0.540	V
OFF-TIME C	ONTROL	,			•	
V <sub>COFF</sub>	OFF capacitor threshold		1.14	1.20	1.285	V
R <sub>COFF</sub>	OFF capacitor pull-down resistance			33	60	Ω
t <sub>OFF-max</sub>	Maximum off-time			280		μs
GATE DRIVI	ER OUTPUT (GATE)	,			•	
R <sub>GATE(H)</sub>	Gate sourcing resistance			3	8	Ω
R <sub>GATE(L)</sub>	Gate sinking resistance			3	8	Ω
CURRENT S	ENSE					
V <sub>ISNS</sub>	Average ISNS limit threshold	DAC: 63/127	445	500	555	mV
V <sub>CL</sub>	Current Limit			1.2		V
	Leading edge blanking			240		ns
t <sub>ISNS</sub>	Current limit reset delay			280		μs
	ISNS limit to GATE delay			33		ns
t <sub>COFF_DLY</sub>	OFF capacitor limit to GATE delay			33		ns
THERMAL S	HUTDOWN		•			
T <sub>SD</sub>	Thermal limit threshold			160		°C
T <sub>HYS</sub>	Thermal limit hysteresis			20		°C




# DEVICE INFORMATION FUNCTIONAL BLOCK DIAGRAM




UDG-12177



# SOIC (D) PACKAGE 8 PINS (TOP VIEW)



#### TSOT (DDC) PACKAGE 6 PINS (TOP VIEW)



# **PIN DESCRIPTIONS**

	PIN NU	MBERS					
NAME SIOC TSOT (D) (DDC)		I/O	DESCRIPTION				
ASNS	8	1	I	The phase of the TRIAC is detected through this pin and is then fed to the digital decoder. Sensing thresholds are 1V rising and 0.5V falling – nominal.			
COFF	2	6	I	Used to set the converter constant off-time. A current and capacitor connected from the output to this pin sets the constant off-time of the switching controller.			
GATE	4	4	0	Power MOSFET driver pin. This output provides the gate drive for the power switching MOSFET.			
GND	1	2	_	Circuit ground connection			
ISNS	5	3	I	LED current sense pin. Connect a resistor from main switching MOSFET source to GND to set the maximum switching cycle LED current. Connect ISNS to the switching FET source.			
VCC	3	5	_	Input voltage pin. This pin provides the power for the internal control circuitry and gate driver. $V_{CC}$ undervoltage lockout has been implemented with a wide range: 10V rising, 6V falling to ensure operation with start-up methods that allow elimination of the linear pass device. This includes using a coupled inductor with resistive start-up.			



#### TYPICAL CHARACTERISTICS

Unless otherwise stated,  $-40^{\circ}\text{C} \le T_{\text{A}} = T_{\text{J}} \le 125^{\circ}\text{C}, \ V_{\text{CC}} = 14 \ \text{V}, \ C_{\text{VCC}} = 10 \ \mu\text{F} \ C_{\text{GATE}} = 2.2 \ \text{nF}$ 




Figure 1. COFF Threshold Voltage vs Temperature




Figure 2. VCC Input Current vs Vcc Input Voltage




Figure 3. Input Voltage (UVLO Rising) vs Junction Temperature




Figure 4. Input Voltage (UVLO Falling) vs Junction Temperature




Figure 5. ISNS 0.5V Threshold Distribution



#### APPLICATION INFORMATION

The TPS92075 is an AC-DC power factor correction (PFC) controller for phase-cut dimmer-compatible, LED lighting applications. A hysteretic, peak current, constant off-time approach implements the conversion.




Figure 6. Simplified TPS92075 Schematic

The TPS92075 controls the inductor current by controlling two features: (A) The peak inductor current, and (B) The cycle off-time. The following items summarize the basics of the switch operation in this hysteretic controller.

- The main switch Q2 turns on and current ramps in the inductor.
- The Q2 current flows through the sense resistor R7. The R7 voltage is compared to a reference voltage at ISNS. The Q2 on-time ends when the voltage on R7 is equal to a controlled reference voltage and the inductor current has reached its set peak current level for that switching cycle.
- Q2 is turned off and a constant off-time timer begins. Voltage begins ramping on C8.
- The next cycle begins when the voltage on C8 reaches 1.2 V. This ends the constant off-time and discharges C8
- Capacitor C3 eliminates most of the ripple current seen in the LEDs.




Figure 7. Current Regulation Method

The TPS92075 incorporates a patent-pending control methodology to generate the reference for the conversion stage. The controlled reference used for the comparison of the ISNS signal may be DC or another shape depending on the mode of operation. Each mode controls the peak current level using a different methodology.



#### **Initial Start-Up**

The TPS92075 is designed to achieve instant turn-on using an external linear regulator circuit. The start-up sequence is internally controlled by a  $V_{CC}$  under-voltage lockout (UVLO) circuit. Sufficient headroom has been incorporated to support the use of an auxiliary winding with start-up linear, resistive or coupled capacitor start-up methods.

#### **VCC Bias Supply**

The TPS92075 can be configured to use a linear regulator with or without the use of an auxiliary winding. Using a linear regulator to provide V<sub>CC</sub> incurs more losses than an auxiliary winding, but has several advantages:

- allows the use of inexpensive off-the-shelf inductors as the main magnetic
- speeds start-up time under deep dimming conditions
- can reduce the size of the required VCC capacitor
- the extra current draw when dimming can improve dimming compatibility

Another consideration when selecting a bias method involves the OVP configuration. Because the feature is enabled via the VCC pin, an auxiliary winding provides the simplest implementation of output over-voltage protection.

A typical start-up sequence begins with  $V_{CC}$  input voltage below the UVLO threshold and the device operating in low-power, shut-down mode. The  $V_{CC}$  input voltage increases to the UVLO threshold of 9.8V typical. At this point all of the device features are enabled. The device loads the initial start-up value as the output reference and switching begins. The device operates until the  $V_{CC}$  level falls below the  $V_{CC(UVLO)}$  falling threshold. (6.4V typical) When  $V_{CC}$  is below this threshold, the device enters low-power shut-down mode.

#### **Angle Sense Operation**

The ASNS (angle sense) pin is the only input to the digital controller. The time between the rising edge and the falling edge of the signal determines converter functions. The pin incorporates internal analog and digital filtering so that any transition that remains beyond the threshold for more than approximately 150 µs will cause the device to record a change-of-state.




Figure 8. Angle Sense Operation



#### Controller

#### **Basic Operation and Modes**

The controller continuously monitors the line cycle period and the present conduction angle length to determine the state of operation and configure other control features. Control algorithms use a normalized line period of 256 samples from ASNS fall to ASNS fall and a normalized converter reference control of 127 levels over a range of 0V to 1V.

The four main controller states are:

- Start-up
- Non-Dimming
- Dimming
- ASNS signal lost

With the exception of start-up, the controller can enter any of the states at any time as conditions demand.

The two primary modes of controlling the converter reference are:

- DC mode
- Ramp mode

During active dimming, a DC control reference increases or decreases depending on the input AC duty cycle derived from the ASNS signal. The relationship follows the algorithm: (ASNS Length + Fixed Offset) = Output Set point. When the conduction angle is long enough, the converter reference is changed to a triangular ramp to achieve a high power factor. The ramp is generated gradually over several cycles ensuring the implementation is undetectable. The controller maintains the ramp between the rising and falling ASNS signals.

The controller also sets DC reference levels during start-up and when the ASNS signal is lost. Active states in the controller and controlled ranges are shown in Table 1.

**CONTROLLED REFERENCE VALUE** MODE LINE DUTY CYCLE (value / 127 ) X 1V = reference Any 50 Start-up > 70%, typical average 55 Non-Dimming > 70%, typical ramp range 22 to 127 Dimming ≤ 70% 35 to 63 No ASNS 42 Any

Table 1. Control States and Controlled Reference Values

# **Initial Start-up**

#### Line Synchronization

When the device reaches the turn-on UVLO threshold, the output current reference resets to 0.393V (50/127) and switching begins. The controller samples the line for approximately 80 ms ( $t_1$  to  $t_2$ , Figure 9) to determine the line frequency and establish the present state of operation. After determining the line frequency, the controller uses the information to calibrate the internal oscillator. The controller supports line frequencies from 45Hz to 65Hz. After determining frequency and duty cycle, the controller enters the appropriate control state.

Product Folder Links: TPS92075

Copyright © 2012-2014, Texas Instruments Incorporated






Figure 9. Line Synchronization

#### Non-Dimming Ramp Mode

When the conduction angle is greater than 70%, the controller begins to create a triangular ramp that is synchronized to the line and is centered between rising and falling edges of the ASNS signal as shown in Figure 10. The triangular shape is much easier to generate than a sine wave while maintaining a high power factor and low THD. The edges of the ramp do not decrease completely to zero to ensure compatibility with TRIAC dimmers that can provide conduction angles approaching 100%.




Figure 10. Controlled Reference Output, Non-dimming

When changing between dimming mode and non-dimming mode, the ramp is created over 127 line cycles (see Figure 11) or approximately 1 second ( $t_2$  to  $t_3 \approx 1$  second). Because the output level before and after the change is very similar and the change very gradual, it is impossible for the user to perceive a change in output level. The ramp morphs from a DC level to a ramp using a method that further ensures transparency to the user. Ramp transition occurs during construction and deconstruction of the ramp and is reversed if the conduction angle changes sufficiently during the change process. A hysteresis in angle length is also built in to the change-to-ramp-mode and change-from-ramp-mode transition.






Figure 11. Transition Stages of the Controlled Reference

### **Dimming Mode**

When the conduction angle is reduced below the 70% threshold the output is controlled with a DC reference level based on: (angle sense rise to fall length count) / 2 + 35, ≤ 63. The control level clamps at both the high and low end of the range to increase TRIAC dimmer compatibility. Rather than adding passive (heat generating) hold current or implementing other means to draw sufficient current from the TRIAC dimmer to maintain optimal operation, the TPS92075 implements a translation that shifts output demand higher, lower in the dimming range. The effect is that more current is drawn at low angles, eliminating the need for hold circuitry. A net reduction in light output occurs because of the energy transfer relation. As the phase-dimmer conduction decreases, the time during which the converter can provide output power during each cycle decreases, and a reduction in light output follows.

# Triac Asymmetry Balancing

Triacs are two silicon-controlled rectifiers (SCRs) configured so that one device conducts current in the positive AC cycle and the other device conducts current in the negative AC cycle. It is common for the devices to have different trigger levels and this leads to differences in conduction angle for each of the positive and negative AC cycles. The amount of variation between each cycle varies greatly between dimmer brands, makes and models. In all single stage TRIAC compatible dimming solutions, the ability of the converter to provide output power depends on the length of the conduction time. If the output current demand remains constant during each cycle and if there is a difference in TRIAC conduction angles, the result is a difference in light output for each cycle.

The TPS92075 incorporates a balancing algorithm to reduce the difference in LED current (and light output) between cycles that have a conduction angle difference greater than 20%.




Figure 12. LED current variation, Constant Reference




Figure 13. LED current variation, TPS92075 with **Balancing** 

When the difference in conduction becomes greater than 20%, the controller begins to adjust the controller reference line-cycle by line-cycle to balance the energy provided to the LEDs. In this example the difference in conduction angles is 800 µs and flicker was visible with the constant reference (Figure 12). With the TPS92075 balancing feature the peaks in the LED current have been equalized and flicker cannot be seen (Figure 13).

Submit Documentation Feedback



### Lossless or 'Active' Hold

When used in the buck configuration, the converter enters a drop-out condition each cycle as the input AC line drops below the LED stack voltage. When this occurs, a resonance in the input filter can be excited causing a ring in the input current at the end of the conduction cycle. This can lead to output flicker if not controlled. One method of eliminating this is to modify the control method to send the energy that would otherwise affect the ringing to the output. To do this, the controller increases the output set-point at the end of each cycle after the ASNS fall (< 0.5 V) signal is received. The increse in set point can be seen in Figure 14.




Figure 14. TPS92075 Reference Control - Active Hold

Another benefit of the active hold is that a low impedance path is created to the LED stack. This ensures the current demand is as high as possible for as long as possible before the converter fully enters drop-out.

#### Active Hold, ASNS, and Buck-Boost Topology

When using the converter in a buck-boost configuration attention must be given to the configuration of the ASNS signal to ensure there is some added delay in the signal crossing the 0.5V threshold. Because the converter can continue to provide energy to the output below the LED stack voltage, it is best to configure the ASNS signal to fall when the rectified AC signal is as close to zero as possible.




Figure 15. Buck-Boost Angle Sense Circuit

This can be implemented by adding an additional zener and capacitor on the ASNS pin. Capacitance between 2200 pF and 4700 pF provides a good balance between allowing the ASNS signal to fall below 0.5V and extending the ASNS time. The D4 zener allows the ASNS signal to be widened further. This component can be the same type of zener selected for the input voltage linear supply, in many prototyping examples a 15V zener diode is used. The buck-boost configuration tends to provide greater dimmer compatibility because of its ability to continue to draw power below the LED stack. This increases the time the converter can provide output current and increases the light output at a given dimmer setting. A higher light output for a given dimmer setting is an important control technique which increases the probability that the design will remain flicker-free over its lifetime and range of installations. This trade-off between dimming ratio, dimmer compatibility and component count make the components a desirable addition.



#### Loss of Angle Sense

When using a dimmer that can control the phase angle to very short conduction times (<  $250 \mu s$ ), the ASNS signal may become so narrow that the controller cannot determine its length. When this occurs the controller simply sets the reference to a default value 0.33V (42/127) and waits for the ASNS signal to return.

A simplified version of the TPS92075 circuit can be implemented by grounding the ASNS signal if minimum component count and size are essential design criteria. In this configuration balancing, ramp mode and active hold are not implemented. The output is controlled with a default, static reference of 0.394V (50/127). If used in conjunction with an on-time clamp, good dimming and power factors (>0.9) can still be achieved.

#### **Thermal Shutdown**

The TPS92075 includes thermal shutdown protection. If the die temperature reaches approximately 160°C the device stops switching (GATE pin low). When the die temperature cools to approximately 140°C, the device resumes normal operation.

If thermal fold back is desired at levels below the IC thermal shut down, application circuits have been created to implement this feature. The simplest of these is the addition of a thermistor in the off-time circuitry.

#### **Thermal Foldback**

To implement thermal foldback, adjust the resistance of an existing circuit resistor with the use of an NTC (negative temperature coefficient) thermistor.

For example, a resistor combination creating a dominant effect when the thermistor reaches the desired temperature and resistance can be incorporated by paralleling a thermistor and another resistor with R10 (Figure 17). This circuit option creates a shorter on-time as the temperature increases, reducing the output current. The use of a thermistor in these types of circuit implementations is simple and saves costly added circuitry and additional device pins.

# **Overvoltage Protection (OVP)**

The implementation of overvoltage protection is simple and built-in if using a two-coil magnetic (coupled inductor) to derive  $V_{CC}$ . If the LED string is opened the auxiliary  $V_{CC}$  rises and reaches the  $V_{CC(OVP)}$  trip point. This action disables and grounds the gate pin, preventing the converter from switching. The converter remains disabled until  $V_{CC}$  drops 0.5V after a 1 second time-out. If an inductor is used, implement other discrete circuits to disable the converter.

#### **Output Bulk Capacitor**

The required output bulk capacitor,  $C_{\text{BULK}}$ , stores energy during the input voltage zero crossing interval and limits twice the line frequency ripple component flowing through the LEDs. Equation 1 describes the calculation of the of output capacitor value.

$$C_{BULK} \geq \frac{P_{IN}}{4\pi \times f_L \times R_{LED} \times V_{LED} \times I_{LED(ripple)}}$$

#### where

- R<sub>LED</sub> is the dynamic resistance of LED string
- $\bullet \quad \ \ I_{LED(ripple)}$  is the peak to peak LED ripple current
- and f<sub>L</sub> is line frequency

(1)

 $R_{LED}$  is found by computing the difference in LED forward voltage divided by the difference in LED current for a given LED using the manufacturer's  $V_F$  vs.  $I_F$  curve. For a rough initial estimate a typical value of  $0.25\Omega$  per LED can be used. More detail can be found in Application Note 1656.

In typical applications, the solution size becomes a limiting factor and dictates the maximum dimensions of the bulk capacitor. When selecting an electrolytic capacitor, manufacturer recommended de-rating factors should be applied based on the worst case capacitor ripple current, output voltage and operating temperature to achieve the desired operating lifetime. It should also be a consideration to provide a minimum load at the output of the driver to discharge the capacitor after the power is switched off or during LED open circuit failures.



# **Design Guidelines**

This TPS92075 application design requires the selection of components for the power conversion stage and angle sensing. Output inductor, sense resistor and switching frequency are the key aspects of the power stage design. Another important consideration is the inclusion of an on-time clamp. The combination of the line voltage going to zero each cycle and the hysteretic control method can lead to large increases in current draw at the start and end of each cycle. The components required for the on-time clamp are very inexpensive and return results that make their inclusion a common choice for LED driver designers. This simplified design procedure assumes the use of an on-time clamp in the design.




Figure 16. TPS92075 Output Current Control

The mode of operation that determines average continuous output current is non-dimming, during which the reference is a triangular waveform.

The device uses the controller reference every switching cycle to set the peak current through the main switch and sense resistor. The average value of this reference and the inductor ripple current can be used to calculate the average output current. Another consideration is the length of time the converter is providing power to the LEDs. A conversion factor (CF) that accounts for a lower level of power conversion at the ends of each cycle is used to provide a more accurate sense resistor value. The lower level of power conversion in these areas also helps to increase the power factor. For the  $R_{\text{SENSE}}$  calculation use  $V_{\text{ISNS}}$  (ave) = 0.433V (55/127). The CF calculation involves computing the normalized time length of the angle sense pulse using a formula shown in Equation 3. Simplified design expressions are provided below. For a more comprehensive approach refer to the TPS92075 Design Spreadsheet.

To calculate R<sub>SENSE</sub>, use Equation 2.

$$R_{SENSE} = \left(\frac{V_{ISNS(ave)}}{I_{LED} + \frac{\Delta i_{L(P-P)}}{2}}\right) \times CF$$
(2)

To calculate the conversion factor, use Equation 3.

$$CF = 1 - \left(\frac{\sin^{-1}\left(\frac{V_{LED}}{\sqrt{2} \times V_{RMS}}\right)}{90} \times \frac{3}{2}\right)$$
(3)

To calculate inductance ripple, use Equation 4.

$$\Delta i_{L(P-P)} = \left(\frac{V_{LED} \times t_{OFF}}{L}\right) \tag{4}$$

To calculate the constant off-time, use Equation 5

Submit Documentation Feedback



$$t_{OFF} = \left( ln \left( -\left( \frac{1.2}{V_{VCC}} - 1 \right) \right) \right) \times \left( -C_{TOFF} \times R_{COFF} \right)$$
(5)

To calculate the average switching frequency, use Equation 6.

$$f_{SW} = \left(\frac{1}{t_{OFF} + (t_{OFF} \times CF)}\right)$$
(6)

# **On-Time Clamp**

The use of an on-time clamp (Figure 17) provides a soft-start and soft-stop action to the conversion each line cycle. It also adds a means to control the energy in these conversion areas to optimize dimming performance. For example, cutting the energy conversion in these areas in half maintains strong current pull through these critical TRIAC regions, but is not high enough to excite circuit resonances.




Figure 17. On-time Clamp Circuitry

The circuit uses the gate drive output to generate a ramp. The ramp increases at a rate to reach the current sense trip point at the desired maximum conduction time. The gate signal, resistor R10 and capacitor C10 create the ramp. Diode D5b resets the ramp for each switching cycle. Resistor R11 provides an impedance so this signal can override ISNS.

In the regions at the start and end of a line cycle the current sense reference is controlled to 0.173V (22/127). To select an R-C to reach this point in the desired time use Equation 7. A good starting estimate for the maximum on-time clamp is  $\sim t_{OFF}/2$ . For example, choosing 33 nF as the value of capacitor C10, and assuming  $V_{GATE} \approx V_{CC}$ , R10 ( $R_{ton(max)}$ ) is calculated in Equation 7.

$$R_{ton(max)} = \frac{t_{OFF}}{2 \times \left[ ln \left( -\left( \frac{0.173}{V_{GATE}} - 1 \right) \right) \right] \times -C_{ton(max)}}$$
(7)

Submit Documentation Feedback



#### Angle Sense Circuitry and Minimum ASNS Signal Length

If implementing a buck converter, select the divider so the falling 0.5V ASNS threshold is reached when the rectified AC voltage is at the LED stack voltage. For example, if the LED stack is 20V and the top resistor is 400 k $\Omega$ , the bottom resistor should be 10.25 k $\Omega$  to provide a falling ASNS signal at 0.5V when the rectified AC reaches 20V. A 20V ASNS falling signal will mean a 40V ASNS rising threshold because of the 2:1 hysteresis. This will provide an ASNS signal length of ~7.4 ms, adequate to activate the ramp mode when not connected to a dimmer. This buck configuration and ASNS divider will activate the hold feature each time the rectified AC reaches the LED stack voltage. This method is shown in Figure 18. Regardless of the ASNS connection method used, the divider must ensure an adequate angle sense length ( $t_{ASNS} > 5.9$  ms) when non-dimming to activate the creation of the ramp if this is desired. For example, if a straight resistor divider (Figure 18) is implemented and the design LED stack is more than 42V, the ASNS conduction time may not be adequate to activate the use of the ramp reference.




Figure 18. Angle Sense for Low Voltage Buck Applications

Figure 19. Angle Sense for Buck Applications up to 65V

Figure 20. Angle Sense for Buck-Boost Applications

For LED stack voltages between 3V and 65V, use an alternate method that senses from LED(–). Because LED(–) reaches ground each line cycle, the absolute ASNS comparison limits of 0.5V and 1V can be used, providing extra conduction time for the ASNS signal as shown in Figure 19. Beyond a ~65V LED stack, alternate ASNS methods utilizing a bridge tap can be used. For buck-boost applications, implement the circuit shown in Figure 20.

A capacitor on the ASNS pin may be required, depending on operating conditions.

### EMI Filtering: AC versus DC side of the rectifier bridge

The TPS92075 requires a minimal amount of EMI filtering to pass conducted and radiated emissions levels to comply with agency requirements. Applications have been tested with the filter on the AC or DC side of the diode bridge and have obtained passing results. The use of an R-C snubber to damp filter resonances and optimize TRIAC compatibility is strongly recommended. The EMI filter design involves optimizing several factors and design considerations, including:

- the use of 'X' versus non-X rated filter capacitors
- the use of ceramic versus film capacitors
- component rating requirements when on the AC or DC side of the diode bridge
- filtering on the AC or DC side of the bridge and the effect on the TRIAC firing angle and dimming range
- snubber time constant and position in the design schematic
- · filter design choices and audible noise



# **Application Circuits**




Figure 21. TPS92075 Application Circuit for Buck Topology with AC Side Filter




Figure 22. TPS92075 Application Circuit for Buck-Boost Topology with DC Side Filter






Figure 23. TPS92075 Application Circuit for Buck-Boost with Resistive Start-up and AUX Supply



# **REVISION HISTORY**

C	hanges from Revision A (JANUARY 2013) to Revision B	Page
•	Changed TSOT package availability status in FEATURES section	1
C	hanges from Original (DECEMBER 2012) to Revision A	Page
•	Changed title of Figure 7	8
•	Changed Figure 17 to correct resistor position	16
•	Changed Figure 22 to correct resistor position	
•	Changed Figure 23 to correct resistor position	





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS92075D/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	T92075	Samples
TPS92075DDC/NOPB	ACTIVE	SOT-23-THIN	DDC	6	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SN8B	Samples
TPS92075DDCR/NOPB	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SN8B	Samples
TPS92075DR/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	T92075	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2017

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92075DDC/NOPB	SOT- 23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS92075DDCR/NOPB	SOT- 23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS92075DR/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 3-Mar-2017



\*All dimensions are nominal

7 till difficilities die Herrinian							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92075DDC/NOPB	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
TPS92075DDCR/NOPB	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TPS92075DR/NOPB	SOIC	D	8	2500	367.0	367.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOT




# NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.



SOT




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOT



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated