











TPS82692, TPS82693, TPS826951 TPS82697, TPS82698

SLVSBF8C -MARCH 2013-REVISED MAY 2015

TPS8269x High-Efficiency MicroSIP™ Step-Down Converter (Profile <1 mm)

1 Features

- Total Solution Size < 6.7 mm²
- 95% Efficiency at 3-MHz Operation
- 23μA Quiescent Current
- High Duty-Cycle Operation
- Best in Class Load and Line Transient
- ±2% Total DC Voltage Accuracy
- Automatic PFM/PWM Mode Switching
- · Low Ripple Light-Load PFM Mode
- · Excellent AC Load Regulation
- Internal Soft Start, 200-µs Start-Up Time
- Integrated Active Power-Down Sequencing (Optional)
- Current Overload and Thermal Shutdown Protection
- Sub 1-mm Profile Solution

2 Applications

- Cell Phones. Smart-Phones
- Optical Data Modules
- · Camera and Sensor Modules
- · Wearable Devices
- LDO Replacement


3 Description

The TPS8269xSIP device is a complete 500 mA / 800 mA, DC/DC step-down power supply intended for low-power applications. Included in the package are the switching regulator, inductor and input/output capacitors. No additional components are required to finish the design. The TPS8269xSIP is based on a high-frequency synchronous step-down converter optimized for battery-powered portable applications. The MicroSIP™ DC/DC converter operates at a regulated 3-MHz switching frequency and enters the power-save mode operation at light load currents to maintain high efficiency over the entire load current range. The PFM mode extends the battery life by reducing the quiescent current to 23 µA (typical) during light load operation. For noisesensitive applications, the device has PWM spread spectrum capability providing a lower noise regulated output, as well as low noise at the input. These features, combined with high PSRR and AC load regulation performance, make this device suitable to replace a linear regulator to obtain better power conversion efficiency. The TPS8269xSIP is packaged in a compact (2.9 mm × 2.3 mm) and low profile (1 mm) BGA package suitable for automated assembly by standard surface mount equipment.

Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
TPS82692SIP	μSIP (8)	2,9mm × 2,3mm
TPS82693SIP μSIP (8)		2,9mm × 2,3mm
TPS826951SIP	ΓPS826951SIP μSIP (8)	
TPS82697SIP	μSIP (8)	2,9mm × 2,3mm
TPS82698SIP	μSIP (8)	2,9mm × 2,3mm

Simplified Schematic



Efficiency vs Output Current






Table of Contents

1	Features 1	10	Application and Implementation	20
2	Applications 1		10.1 Application Information	20
3	Description 1		10.2 Typical Application	20
4	Revision History2	11	Power Supply Recommendations	<mark>2</mark> 1
5	Device Comparison 4	12	Layout	<mark>22</mark>
6	Pin Configuration and Functions 4		12.1 Layout Guidelines	22
7	Specifications5		12.2 Layout Example	22
•	7.1 Absolute Maximum Ratings 5		12.3 Surface Mount Information	22
	7.2 ESD Ratings		12.4 Thermal And Reliability Information	23
	7.3 Recommended Operating Conditions		12.5 Package Summary	<mark>2</mark> 4
	7.4 Thermal Information		12.6 MicroSIP TM	24
	7.5 Electrical Characteristics	13	Device and Documentation Support	25
	7.6 Typical Characteristics		13.1 Documentation Support	25
8	Parameter Measurement Information		13.2 Related Links	25
9	Detailed Description		13.3 Trademarks	25
9	9.1 Overview		13.4 Electrostatic Discharge Caution	25
			13.5 Glossary	25
	9.2 Functional Block Diagram	14	Mechanical, Packaging, and Orderable	
	9.3 Feature Description		Information	26
	9.4 Device Functional Modes		14.1 Tape and Reel Information	26

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision B (March 2014) to Revision C	Page
•	Added text to Device Comparison table for the TPS826951 device special features	4
•	Moved T _{stg} spec from Handling Ratings to Absolute Maximum Ratings table	5
•	Changed Handling Ratings table to ESD Ratings table	5
CI	nanges from Revision A (July 2013) to Revision B	Page
•	Global format to new data sheet standard	1
•	Changed TPS82692, TPS826951 devices to production status.	4
•	Changed Ordering Information table to "Device Comparison" table with cross reference to the POA at end of document.	4
•	Moved Abs Max Ratings, Handling Ratings, Rec Oper Conditions, Thermal Info, and Elec Charactistics tables to th Specifications section	
•	Deleted Regulated DC Output Voltage parameters to electrical characteristics table for device TPS82692	7
•	Added efficiency graphs for device TPS82692	11





CI	hanges from Original (March 2013) to Revision A	Page
•	Added Regulated DC Output Voltage parameters to electrical characteristics table for device TPS82697	7
•	Added Regulated DC Output Voltage parameters to electrical characteristics table for device TPS826951	7
•	Added Regulated DC Output Voltage parameters to electrical characteristics table for device TPS82698	7
•	Added Power-save mode ripple voltage to electrical characteristics table for devices TPS826951, TPS82697, TPS8	32698
•	Added Start-up time to electrical characteristics table for devices TPS826951, TPS82697, TPS82698	8
•	Added Efficiency vs Load Current Graph figure references to Table of Graphs.	9
•	Added Transient Response Plots to Typical Characteristics for device TPS826951	14
•	Added AC Load Transient Response Plots to Typical Characteristics for devices TPS826951, TPS82698	14




5 Device Comparison

PART NUMBER	OUTPUT VOLTAGE	SPECIFIC FEATURE	STATUS
TPS82692	2.2 V	800mA peak output current, spread spectrum frequency modulation	Production
TPS82693	2.85 V	800mA peak output current, spread spectrum frequency modulation, output discharge	Production
TPS826951	2.5 V	800mA peak output current, spread spectrum frequency modulation, output discharge	Production
TPS82697	2.8 V	800mA peak output current	Production
TPS82698	3 V	800mA peak output current, spread spectrum frequency modulation, output discharge	Production

6 Pin Configuration and Functions

8-Bump µSIP Package



Pin Functions

TERI	MINAL	1/0	DESCRIPTION				
NAME	NO.	1,0	DESCRIPTION				
VOUT	A1	0	Power output terminal. Apply output load between this terminal and GND.				
VIN	A2, A3	I	The VIN terminals supply current to the TPS8269xSIP's internal regulator.				
EN	B2	I	This is the enable terminal of the device. Connecting this terminal to ground forces the converter into shutdown mode. Pulling this terminal to V_{IN} enables the device. This terminal must not be left floating and must be terminated.				
MODE	B1	This is the mode selection terminal of the device. This terminal must pot be left floating and must be terminated.	MODE = LOW: The device is operating in regulated frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents.				
			MODE = HIGH: Low-noise mode enabled, regulated frequency PWM operation forced.				
GND	C1, C2, C3	_	Ground terminal.				



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	Voltage at VIN ⁽²⁾⁽³⁾ , SW ⁽³⁾		-0.3	6	V
Input Voltage	Voltage at VOUT ⁽³⁾		-0.3	3.6	V
	Voltage at EN, MODE (3)		-0.3	V _{IN} + 0.3	V
Peak output current, I _O	4)	TPS82692, TPS82693, TPS826951, TPS82697, TPS62698		800 ⁽⁴⁾	mA
Power dissipation				Internally limite	d
Operating temperature ra	ange, T _A ⁽⁵⁾		-40	85	°C
Maximum internal operating temperature, T _{INT(max)}			125	°C	
Storage temperature, T _s	Storage temperature, T _{stg}		- 55	125	C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Operation above 4.8 V input voltage is not recommended over an extended period of time.

(3) All voltage values are with respect to network ground terminal.

(4) Limit to 50% Duty Cycle over Lifetime.

7.2 ESD Ratings

		VALUE	UNIT
ECD.	Human body model (HBM)	±2000	V
ESD	Charged device model (CDM)	±1000	V

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{IN}	Input voltage range		2.3		4.8 ⁽¹⁾	V
Io	Output current range	TPS82692, TPS82693 TPS826951 TPS82697, TPS82698			800	mA
	Additional output capacitance (PFM/PWM)			0	4	μF
	Additional output capacitance (PWM)			0	7	μF
T _A	Ambient temperature		-40		85	ů
T_{J}	Operating junction temperature	·	-40		125	ů

⁽¹⁾ Operation above 4.8 V input voltage is not recommended over an extended period of time.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS82693/4/51/7/8/9	LINIT
I TERMAL METRIC	SIP (8-TERMINALS)	UNIT
θ _{JA} Junction-to-ambient thermal resistance	83	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽⁵⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A(max)}) is dependent on the maximum operating junction temperature (T_{J(max)}), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)}= T_{J(max)}-(θ_{JA} X P_{D(max)}). To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.



Thermal Information (continued)

	THERMAL METRIC ⁽¹⁾		LIMIT
	I HERMAL METRIC**	SIP (8-TERMINALS)	UNIT
θ_{JCtop}	Junction-to-case (top) thermal resistance	53	°C/W
θ_{JB}	Junction-to-board thermal resistance	-	°C/W
ΨЈТ	Junction-to-top characterization parameter	-	°C/W
ΨЈВ	Junction-to-board characterization parameter	-	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	-	°C/W

7.5 Electrical Characteristics

Minimum and maximum values are at $V_{IN} = 2.3 \text{ V}$ to 5.5 V, $V_{OUT} = 2.85 \text{ V}$, EN = 1.8 V, AUTO mode and $T_A = -40^{\circ}\text{C}$ to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at $V_{IN} = 3.6 \text{V}$, $V_{OUT} = 2.85 \text{ V}$, EN = 1.8 V, AUTO mode and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT						
	Operating quiescent	TPS8269x	I _O = 0mA. Device not switching		23	50	μА
IQ	current	TPS8269x	I _O = 0mA, PWM mode		3.5		mA
I _(SD)	Shutdown current	TPS8269x	EN = GND		0.2	7	μА
UVLO	Undervoltage lockout threshold	TPS8269x			2.05	2.1	V
Protection	n						
	Thermal Shutdown	TPS8269x			140		°C
	Thermal Shutdown hysteresis	TPS8269x			10		°C
I _{LIM}	Peak Output Current Limit	TPS8269x			1000		mA
I _{SC}	Short Circuit Output Current Limit	TPS8269x			15		mA
ENABLE,	, MODE						
V _{IH}	High-level input voltage			1			V
V _{IL}	Low-level input voltage	TPS8269x				0.4	V
I _{lkg}	Input leakage current		Input connected to GND or VIN		0.01	1.5	μА
OSCILLA	TOR						
f _{SW}	Oscillator frequency	TPS8269x	I _O = 0mA, PWM mode. T _A = 25°C	2.7	3	3.3	MHz



Electrical Characteristics (continued)

Minimum and maximum values are at V_{IN} = 2.3 V to 5.5 V, V_{OUT} = 2.85 V, EN = 1.8 V, AUTO mode and T_A = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V , V_{OUT} = 2.85 V, EN = 1.8 V, AUTO mode and T_A = 25°C (unless otherwise noted).

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT							
			$3.15V \le V_{IN} \le 4.8V$, $0mA \le I_O \le 500$ mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.03×V _{NOM}	V
			$3.25\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.03×V _{NOM}	٧
		TPS82693	$3.15\text{V} \le \text{V}_{\text{IN}} \le 5.5\text{V}$, $0\text{mA} \le \text{I}_{\text{O}} \le 500\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.04×V _{NOM}	٧
		TPS82697	$3.25\text{V} \le \text{V}_{\text{IN}} \le 5.5\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.04×V _{NOM}	٧
			$3.15\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}, 0\text{mA} \le \text{I}_{\text{O}} \le 500 \text{ mA}$ PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	٧
			3.25 V \leq V _{IN} \leq 4.8V, 500mA \leq I _O \leq 800 mA PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	٧
			$2.9V \le V_{\rm IN} \le 4.8V$, $0{\rm mA} \le I_{\rm O} \le 500$ mA PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.03×V _{NOM}	٧
			3.15 V \leq V _{IN} \leq 4.8V, 500mA \leq I _O \leq 800 mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.03×V _{NOM}	٧
	Regulated DC output	TD0000054	$2.9V \le V_{\rm IN} \le 5.5V$, $0{\rm mA} \le I_{\rm O} \le 500$ mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.04×V _{NOM}	٧
	voltage	TPS826951	3.15 V \leq V _{IN} \leq 5.5V, 500mA \leq I _O \leq 800 mA PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.04×V _{NOM}	V
			$2.9V \le V_{\rm IN} \le 4.8V$, $0{\rm mA} \le I_{\rm O} \le 500$ mA PWM operation	0.98×V _{NOM}	V _{NOM}	1.02×V _{NOM}	V
			$3.15\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	٧
V _{OUT}			$3.3\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $0\text{mA} \le \text{I}_{\text{O}} \le 500\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V _{NOM}	1.03×V _{NOM}	٧
		TPS82698	$3.45\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.03×V _{NOM}	٧
			$3.3\text{V} \le \text{V}_{\text{IN}} \le 5.5\text{V}$, $0\text{mA} \le \text{I}_{\text{O}} \le 500\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.04×V _{NOM}	V
			$3.45\text{V} \le \text{V}_{\text{IN}} \le 5.5\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.04×V _{NOM}	V
			$3.3\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $0\text{mA} \le \text{I}_{\text{O}} \le 500\text{ mA}$ PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	V
			$3.45\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	V
			$2.5 \text{V} \le \text{V}_{\text{IN}} \le 4.8 \text{V}, \text{ 0mA} \le \text{I}_{\text{O}} \le 500 \text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.03×V _{NOM}	V
			$2.7V \le V_{IN} \le 4.8V$, $500\text{mA} \le I_{O} \le 800\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.03×V _{NOM}	V
		TPS82692	$2.5\text{V} \le \text{V}_{\text{IN}} \le 5.5\text{V}$, $0\text{mA} \le \text{I}_{\text{O}} \le 500\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.04×V _{NOM}	V
		11 302032	$2.7V \le V_{IN} \le 5.5V$, $500\text{mA} \le I_{O} \le 800\text{ mA}$ PFM/PWM operation	0.98×V _{NOM}	V_{NOM}	1.04×V _{NOM}	V
			$2.5\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}, 0\text{mA} \le \text{I}_{\text{O}} \le 500 \text{mA}$ PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	V
			$2.7\text{V} \le \text{V}_{\text{IN}} \le 4.8\text{V}$, $500\text{mA} \le \text{I}_{\text{O}} \le 800\text{ mA}$ PWM operation	0.98×V _{NOM}	V_{NOM}	1.02×V _{NOM}	V
	Line regulation		$V_{IN} = V_O + 0.5V$ (min 3.15V) to 5.5V $I_O = 200$ mA		0.18		%/V
	Load regulation		I _O = 0mA to 800 mA		-0.0002		%/mA
	Feedback input resistance	TPS8269x			480		kΩ



Electrical Characteristics (continued)

Minimum and maximum values are at V_{IN} = 2.3 V to 5.5 V, V_{OUT} = 2.85 V, EN = 1.8 V, AUTO mode and T_A = -40°C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at V_{IN} = 3.6V , V_{OUT} = 2.85 V, EN = 1.8 V, AUTO mode and T_A = 25°C (unless otherwise noted).


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TPS82693 TPS826951 TPS82697	I _O = 1mA C _O = 4.7μF X5R 6.3V 0402		30		mV_{PP}
ΔV _O	Power-save mode ripple		$I_{O} = 1 \text{mA}$ $C_{O} = 4.7 \mu \text{F X5R 6.3V 0402}$		65		mV_{PP}
	voltage	TPS82698	$I_{O} = 1 \text{mA}$ $C_{O} = 10 \mu \text{F X5R 6.3V 0603}$		25		mV_{PP}
		TPS82692	$I_{O} = 1 \text{mA}$ $C_{O} = 10 \mu \text{F X5R 6.3V 0603}$		22		mV_{PP}
r _{DIS}	Discharge resistor for power-down sequence				120		Ω
	Start-up time	TPS82693 TPS826951 TPS82698 TPS82697	I_{O} = 0mA, Time from active EN to V_{O}		200		μs
		TPS82692	I _O = 0mA, Time from active EN to V _O		160		μS





7.6 Typical Characteristics

Table 1. Table Of Graphs


			FIGURE
		vs Load current (TPS82699 V _{OUT} = 3.2V)	Figure 1, Figure 2, Figure 3
		vs Load current (TPS82693 V _{OUT} = 2.85V)	Figure 4, Figure 5, Figure 6
η	Efficiency	vs Load current (TPS82697 V _{OUT} = 2.8V)	Figure 7, Figure 8
'1	Zimolonoy	vs Load current (TPS826951 V _{OUT} = 2.5V)	Figure 9, Figure 10
		vs Load current (TPS82698 V _{OUT} = 3.0V)	Figure 11, Figure 12
		vs Input Voltage (TPS82699 V _{OUT} = 3.2V)	Figure 15
		vs Input Voltage (TPS82692 V _{OUT} = 2.2V)	Figure 41, Figure 42
	Peak-to-peak output ripple voltage	vs Load current (TPS82699 V _{OUT} = 3.2V)	Figure 16, Figure 17
	DO and and and the ma	vs Load Current (TPS82699 V _{OUT} = 3.2V)	Figure 18
V _O	DC output voltage	vs Load Current (TPS82693 V _{OUT} = 2.85V)	Figure 19, Figure 20
	Load transient response	TPS82699 V _{OUT} = 3.2V	Figure 28, Figure 29, Figure 30
		TPS826951 V _{OUT} = 2.5V	Figure 31, Figure 32
	AC load transient response	TPS82699 V _{OUT} = 3.2V	Figure 33, Figure 34, Figure 35, Figure 36
		TPS826951 V _{OUT} = 2.5V	Figure 37, Figure 38, Figure 39, Figure 40
		TPS82698 V _{OUT} = 3.0V	Figure 41, Figure 42, Figure 43
	PFM/PWM boundaries	vs Input voltage (TPS82699 V _{OUT} = 3.2V)	Figure 21
IQ	Quiescent current	vs Input voltage	Figure 22
f _s	PWM switching frequency	vs Input voltage (TPS82699 V _{OUT} = 3.2V)	Figure 23
	Start-up	(TDC00000) (2.0) ()	Figure 24, Figure 25
	Shut-Down	(TPS82699 V _{OUT} = 3.2V)	Figure 26













For Device TPS82692

Device TPS82692









8 Parameter Measurement Information







Figure 27. Circuit













9 Detailed Description

9.1 Overview


The TPS8269xSIP is a standalone synchronous step-down converter operating at a regulated 3-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents (up to 500 mA / 800mA output current). At light load currents, the TPS8269xSIP's converter operates in power-save mode with pulse frequency modulation (PFM).

The converter uses a unique frequency locked ring oscillating modulator to achieve *best-in-class* load and line response. One key advantage of the non-linear architecture is that there is no traditional feedback loop. The loop response to change in V_0 is essentially instantaneous, which explains the transient response. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency lock loop (FLL) holds the switching frequency constant over a large range of operating conditions.

Combined with best in class load and line transient response characteristics, the low quiescent current of the device (ca. 23µA) allows to maintain high efficiency at light load, while preserving fast transient response for applications requiring tight output regulation.

The TPS8269xSIP integrates an input current limit to protect the device against heavy load or short circuits and features an undervoltage lockout circuit to prevent the device from misoperation at low input voltages.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Power-Save Mode

If the load current decreases, the converter will enter power save mode operation automatically. During powersave mode the converter operates in discontinuous current (DCM) with a minimum of one pulse, which produces low output ripple compared with other PFM architectures.

Feature Description (continued)

When in power-save mode, the converter resumes its operation when the output voltage trips below the nominal voltage. It ramps up the output voltage with a minimum of one pulse and goes into power-save mode when the output voltage is within its regulation limits again.

PFM mode is left and PWM operation is entered as the output current can no longer be supported in PFM mode. As a consequence, the DC output voltage is typically positioned ca. 1.5% above the nominal output voltage and the transition between PFM and PWM is seamless.




Figure 44. Operation In PFM Mode And Transfer To PWM Mode

9.3.2 Mode Selection

The MODE terminal allows to select the operating mode of the device. Connecting this terminal to GND enables the automatic PWM and power-save mode operation. The converter operates in regulated frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range.

Pulling the MODE terminal high forces the converter to operate in the PWM mode even at light load currents. The advantage is that the converter operates with a fixed frequency that allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads.

For additional flexibility, it is possible to switch from power-save mode to PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

9.3.3 Soft Start

The TPS8269xSIP has an internal soft-start circuit that limits the inrush current during start-up. This limits input voltage drops when a battery or a high-impedance power source is connected to the input of the MicroSIPTM converter.

The soft-start system progressively increases the switching on-time from a minimum pulse-width of 35ns as a function of the output voltage. This mode of operation continues for approximately $100\mu s$ after enable. Should the output voltage not have reached its target value by that time, such as in the case of heavy load, the soft-start transitions to a second mode of operation.

If the output voltage has raised above 0.5V (approximately), the converter increases the input current limit thereby enabling the power supply to come-up properly. The start-up time mainly depends on the capacitance present at the output node and load current.

9.4 Device Functional Modes

9.4.1 Low Dropout, 100% Duty Cycle Operation

The device starts to enter 100% duty cycle mode once input and output voltage come close together. In order to maintain the output voltage, the DC/DC converter's high-side MOSFET is turned on 100% for one or more cycles.



Device Functional Modes (continued)

With further decreasing V_{IN} the high-side switch is constantly turned on, thereby providing a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

9.4.2 **Enable**

The TPS8269xSIP device starts operation when EN is set high and starts up with the soft start as previously described. For proper operation, the EN terminal must be terminated and must not be left floating.

Pulling the EN terminal low forces the device into shutdown. In this mode, all internal circuits are turned off and V_{IN} current reduces to the device leakage current, typically a few hundred nano amps.

The TPS8269xSIP device can actively discharge the output capacitor when it turns off (See *Device Comparison* table). The integrated discharge resistor has a typical resistance of 100 Ω . The required time to ramp-down the output voltage depends on the load current and the capacitance present at the output node.

10 Application and Implementation

10.1 Application Information

The TPS8269X devices are complete power supplies, optimized for and working within the given specification range without additional components or design steps. Further improvements can be achieved as described below.

10.2 Typical Application

10.2.1 Input Capacitor Selection

Because of the pulsating input current nature of the buck converter, a low ESR input capacitor is required to prevent large voltage transients that can cause misbehavior of the device or interference in other circuits in the system.

For most applications, the input capacitor that is integrated into the TPS8269x should be sufficient. If the application exhibits a noisy or erratic switching frequency, experiment with additional input ceramic capacitance to find a remedy.

The TPS8269x uses a tiny ceramic input capacitor. When a ceramic capacitor is combined with trace or cable inductance, such as from a wall adapter, a load step at the output can induce ringing at the VIN terminal. This ringing can couple to the output and be mistaken as loop instability or can even damage the part. In this circumstance, additional "bulk" capacitance, such as electrolytic or tantalum, should be placed between the input of the converter and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C₁.

10.2.2 Output Capacitor Selection

The advanced, fast-response, voltage mode, control scheme of the TPS8269x allows the use of a tiny ceramic output capacitor (C_{Ω}). For most applications, the output capacitor integrated in the TPS8269x is sufficient.

At nominal load current, the device operates in PWM mode; the overall output voltage ripple is the sum of the voltage step that is caused by the output capacitor ESL and the ripple current that flows through the output capacitor impedance. At light loads, the output capacitor limits the output ripple voltage and provides holdup during large load transitions.

The TPS8269x is designed as a Point-Of-Load (POL) regulator, to operate stand-alone without requiring any additional capacitance. Adding a $4.7\mu F$ ceramic output capacitor (X7R or X5R dielectric) generally works from a converter stability point of view, helps to minimize the output ripple voltage in PFM mode and improves the converter's transient response under when input and output voltage are close together.

For best operation (i.e. optimum efficiency over the entire load current range, proper PFM/PWM auto transition), the TPS8269xSIP requires a minimum output ripple voltage in PFM mode. The typical output voltage ripple is ca. 1% of the nominal output voltage V_O . The PFM pulses are time controlled resulting in a PFM output voltage ripple and PFM frequency that depends (first order) on the capacitance seen at the MicroSiPTM DC/DC converter's output.

In applications requiring additional output bypass capacitors located close to the load, care should be taken to ensure proper operation. If the converter exhibits marginal stability or erratic switching frequency, experiment with additional low value series resistance (e.g. 50 to $100m\Omega$) in the output path to find a remedy.

Because the damping factor in the output path is directly related to several resistive parameters (e.g. inductor DCR, power-stage $r_{DS(on)}$, PWB DC resistance, load switches $r_{DS(on)}$...) that are temperature dependant, the converter small and large signal behavior must be checked over the input voltage range, load current range and temperature range.

The easiest sanity test is to evaluate, directly at the converter's output, the following aspects:

- PFM/PWM efficiency
- PFM/PWM and forced PWM load transient response

During the recovery time from a load transient, the output voltage can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.



11 Power Supply Recommendations

The TPS8269X MicroSIPTM devices are fully featured point of load power supplies. Use information given in *Application Information* to connect input and output circuitry appropriately. Even if electrical characteristics are based on measurements up to V_{IN} =5.5V, it is not recommended to operate at higher voltages than 4.8V permanently.

12 Layout

12.1 Layout Guidelines

In making the pad size for the SiP LGA balls, it is recommended that the layout use non-solder-mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 45 shows the appropriate diameters for a MicroSiPTM layout.

12.2 Layout Example




Figure 45. Recommended Land Pattern Image And Dimensions

SOLDER PAD DEFINITIONS ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	COPPER PAD	SOLDER MASK ⁽⁵⁾ OPENING	COPPER THICKNESS	STENCIL ⁽⁶⁾ OPENING	STENCIL THICKNESS	
Non-solder-mask defined (NSMD)	0.30mm	0.360mm	1oz max (0.032mm)	0.34mm diameter	0.1mm thick	

- (1) Circuit traces from non-solder-mask defined PWB lands should be 75μm to 100μm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and affect reliability.
- Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
- Recommend solder paste is Type 3 or Type 4.
- For a PWB using a Ni/Au surface finish, the gold thickness should be less than 0.5mm to avoid a reduction in thermal fatigue performance.
- Solder mask thickness should be less than 20 µm on top of the copper circuit pattern.
- For best solder stencil performance use laser cut stencils with electro polishing. Chemically etched stencils give inferior solder paste volume control.

12.3 Surface Mount Information

The TPS8269x MicroSIP DC/DC converter uses an open frame construction that is designed for a fully automated assembly process and that features a large surface area for pick and place operations. See the "Pick Area" in the package drawings.

Package height and weight have been kept to a minimum thereby allowing the MicroSIP device to be handled similarly to a 0805 component.

See JEDEC/IPC standard J-STD-20b for reflow recommendations.



12.4 Thermal And Reliability Information

The TPS8269x output current may need to be de-rated if it is required to operate in a high ambient temperature or deliver a large amount of continuous power. The amount of current de-rating is dependent upon the input voltage, output power and environmental thermal conditions. Care should especially be taken in applications where the localized PWB temperature exceeds 65°C.

The TPS8269x die and inductor temperature should be kept lower than the maximum rating of 125°C, so care should be taken in the circuit layout to ensure good heat sinking. Sufficient cooling should be provided to ensure reliable operation.

Three basic approaches for enhancing thermal performance are listed below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- · Introduce airflow into the system.

To estimate the junction temperature, approximate the power dissipation within the TPS8269x by applying the typical efficiency stated in this datasheet to the desired output power; or, by taking a power measurement if you have an actual TPS8269x device or a TPS8269x evaluation module. Then calculate the internal temperature rise of the TPS8269x above the surface of the printed circuit board by multiplying the TPS8269x power dissipation by the thermal resistance.

The thermal resistance numbers listed in the Thermal Information table are based on modeling the MicroSIP™ package mounted on a high-K test board specified per JEDEC standard. For increased accuracy and fidelity to the actual application, it is recommended to run a thermal image analysis of the actual system. Figure 46 and Figure 47 are thermal images of Tl's evaluation board with readings of the temperatures at specific locations on the device.




Figure 46. V=3.6v, V=2.85v, I=400ma 80mw Power Dissipation At Room Temp_{-INOUTOUT}





Figure 47. V=3.6v, V=2.85v, I=800ma 330mw Power Dissipation At Room Temp._{INOUTOUT}

The TPS8269x is equipped with a thermal shutdown that will inhibit power switching at high junction temperatures. The activation threshold of this function, however, is above 125°C to avoid interfering with normal operation. Thus, it follows that prolonged or repetitive operation under a condition in which the thermal shutdown activates necessarily means that the components internal to the MicroSIP package are subjected to high temperatures for prolonged or repetitive intervals, which may damage or impair the reliability of the device.

MLCC capacitor reliability/lifetime is depending on temperature and applied voltage conditions. At higher temperatures, MLCC capacitors are subject to stronger stress. On the basis of frequently evaluated failure rates determined at standardized test conditions, the reliability of all MLCC capacitors can be calculated for their actual operating temperature and voltage.




Thermal And Reliability Information (continued)




Failures caused by systematic degradation can be described by the Arrhenius model. The most critical parameter (IR) is the Insulation Resistance (i.e. leakage current). The drop of IR below a lower limit (e.g., 1 M Ω) is used as the failure criterion, see Figure 48. Figure 49 (B1 life) defines the capacitor lifetime based on a failure rate reaching 1%. Note that the wear-out mechanisms occurring in the MLCC capacitors are not reversible but cumulative over time.

12.5 Package Summary







Code:

- CC Customer Code (device/voltage specific)
- YML Y: Year, M: Month, L: Lot trace code
- LSB L: Lot trace code, S: Site code, B: Board locator

12.6 MicroSIP™

DC/DC Module Package Dimensioning

The TPS8269x device is available in an 8-bump ball grid array (BGA) package. The package dimensions are:

- $D = 2,30 \pm 0,05 \text{ mm}$
- $E = 2,90 \pm 0,05 \text{ mm}$



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

See ONET-10G-EVM

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS82692	Click here	Click here	Click here	Click here	Click here
TPS82693	Click here	Click here	Click here	Click here	Click here
TPS826951	Click here	Click here	Click here	Click here	Click here
TPS82697	Click here	Click here	Click here	Click here	Click here
TPS82698	Click here	Click here	Click here	Click here	Click here

13.3 Trademarks

MicroSIP is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary


SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

14.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82692SIPR	uSIP	SIP	8	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82692SIPT	uSIP	SIP	8	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82693SIPR	uSIP	SIP	8	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82693SIPT	uSIP	SIP	8	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS826951SIPR	uSIP	SIP	8	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS826951SIPT	uSIP	SIP	8	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82697SIPR	uSIP	SIP	8	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82697SIPT	uSIP	SIP	8	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82698SIPR	uSIP	SIP	8	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS82698SIPT	uSIP	SIP	8	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82692SIPR	uSIP	SIP	8	3000	223	194	35
TPS82692SIPT	uSIP	SIP	8	250	223	194	35
TPS82693SIPR	uSIP	SIP	8	3000	223	194	35
TPS82693SIPT	uSIP	SIP	8	250	223	194	35
TPS826951SIPR	uSIP	SIP	8	3000	223	194	35
TPS826951SIPT	uSIP	SIP	8	250	223	194	35
TPS82697SIPR	uSIP	SIP	8	3000	223	194	35
TPS82697SIPT	uSIP	SIP	8	250	223	194	35
TPS82698SIPR	uSIP	SIP	8	3000	223	194	35
TPS82698SIPT	uSIP	SIP	8	250	223	194	35





22-May-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS82692SIPR	ACTIVE	uSiP	SIP	8	3000	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	E9 TXI692	Samples
TPS82692SIPT	ACTIVE	uSiP	SIP	8	250	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	E9 TXI692	Samples
TPS82693SIPR	ACTIVE	uSiP	SIP	8	3000	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	W3 TXI693	Samples
TPS82693SIPT	ACTIVE	uSiP	SIP	8	250	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	W3 TXI693	Samples
TPS826951SIPR	ACTIVE	uSiP	SIP	8	3000	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	DO TXI695	Samples
TPS826951SIPT	ACTIVE	uSiP	SIP	8	250	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	DO TXI695	Samples
TPS82697SIPR	ACTIVE	uSiP	SIP	8	3000	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	C2 TXI697	Samples
TPS82697SIPT	ACTIVE	uSiP	SIP	8	250	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	C2 TXI697	Samples
TPS82698SIPR	ACTIVE	uSiP	SIP	8	3000	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	WN TXI698	Samples
TPS82698SIPT	ACTIVE	uSiP	SIP	8	250	Green (RoHS & no Sb/Br)	SnAgCu	Level-2-260C-1 YEAR	-40 to 85	WN TXI698	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

22-May-2019

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Mar-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS82692SIPR	uSiP	SIP	8	3000	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82692SIPT	uSiP	SIP	8	250	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82693SIPR	uSiP	SIP	8	3000	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82693SIPT	uSiP	SIP	8	250	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS826951SIPR	uSiP	SIP	8	3000	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS826951SIPT	uSiP	SIP	8	250	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82697SIPR	uSiP	SIP	8	3000	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82697SIPT	uSiP	SIP	8	250	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82698SIPR	uSiP	SIP	8	3000	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1
TPS82698SIPT	uSiP	SIP	8	250	180.0	8.4	1.04	1.41	0.21	2.0	8.0	Q1

www.ti.com 7-Mar-2019



*All dimensions are nominal

All difficusions are norminal		1					
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS82692SIPR	uSiP	SIP	8	3000	182.0	182.0	20.0
TPS82692SIPT	uSiP	SIP	8	250	182.0	182.0	20.0
TPS82693SIPR	uSiP	SIP	8	3000	210.0	185.0	35.0
TPS82693SIPT	uSiP	SIP	8	250	210.0	185.0	35.0
TPS826951SIPR	uSiP	SIP	8	3000	182.0	182.0	20.0
TPS826951SIPT	uSiP	SIP	8	250	182.0	182.0	20.0
TPS82697SIPR	uSiP	SIP	8	3000	210.0	185.0	35.0
TPS82697SIPT	uSiP	SIP	8	250	210.0	185.0	35.0
TPS82698SIPR	uSiP	SIP	8	3000	210.0	185.0	35.0
TPS82698SIPT	uSiP	SIP	8	250	210.0	185.0	35.0



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. NOTES:

- B. This drawing is subject to change without notice.
- C. MicroSiP™ package configuration Micro System in Package.
- Reference Product Data Sheet for array population. 3 x 3 matrix pattern is shown for illustration only.

This package contains Pb—free balls.

MicroSiP is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated