









LMH6518

SNOSB21D-MAY 2008-REVISED SEPTEMBER 2016

# LMH6518 900 MHz, Digitally Controlled, Variable Gain Amplifier

#### 1 Features

Gain Range: 40 dBGain Step Size: 2 dB

 Combined Gain Resolution With Gsps ADCs: 8.5 mdB

Minimum Gain: -1.16 dB
Maximum Gain: 38.8 dB
-3 dB BW: 900 MHz

• Rise and Fall Time: <500 ps

• Recovery Time: <5 ns

· Propagation Delay Variation: 100 ps

HD2 at 100 MHz: -50 dBc
 HD3 at 100 MHz: -53 dBc

 Input-Referred Noise (Maximum Gain): 0.98 nV/√Hz

Overvoltage Clamps for Fast Recovery

 Power Consumption: Auxiliary Turned Off 1.1 W to 0.75 W

## 2 Applications

- Oscilloscope Programmable Gain Amplifiers
- Differential ADC Drivers
- High-Frequency Single-Ended Input to Differential Conversion
- Precision Gain Control Applications
- · Medical Applications
- RF/IF Applications

## 3 Description

The LMH6518 device is a digitally controlled variable gain amplifier whose total gain is varied from  $-1.16~\mathrm{dB}$  to 38.8 dB for a 40 dB range in 2-dB steps. The -3-dB bandwidth is 900 MHz at all gains. Gain accuracy at each setting is typically 0.1 dB. When used in conjunction with TI's Gsample/second (Gsps) ADC with adjustable full-scale (FS) range, the LMH6518 gain adjustment accommodates full scale input signals from 6.8 mV<sub>PP</sub> to 920 mV<sub>PP</sub> to get 700 mV<sub>PP</sub> nominal at the ADC input. The auxiliary output (+OUT AUX and –OUT AUX) follows the main output and is intended for use in oscilloscope trigger function circuitry but may have other uses in other applications.


The LMH6518 gain is programmed through a SPI-1 compatible serial bus. A signal path combined gain resolution of 8.5 mdB is achieved when the device's gain and the Gsps ADC's FS input are both manipulated. Inputs and outputs are DC-coupled. The outputs are differential with individual common mode (CM) voltage control (for main and auxiliary outputs), and have a selectable bandwidth limiting circuitry (common to both main and auxiliary) of 20, 100, 200, 350, 650, 750 MHz or full bandwidth.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LMH6518	WQFN (16)	4.00 mm × 4.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Fea	tures 1		7.5 Programming	. 20
2	App	lications 1	8	Application and Implementation	. 24
3		cription 1		8.1 Application Information	. 24
4		ision History 2		8.2 Typical Application	. 24
5		Configuration and Functions 3	9	Power Supply Recommendations	. 37
6		cifications5	10	Layout	. 37
٠	6.1	Absolute Maximum Ratings5		10.1 Layout Guidelines	. 37
	6.2	ESD Ratings		10.2 Layout Example	. 38
	6.3	Recommended Operating Conditions	11	Device and Documentation Support	. 39
	6.4	Thermal Information		11.1 Device Support	. 39
	6.5	Electrical Characteristics6		11.2 Documentation Support	. 39
	6.6	Timing Requirements9		11.3 Receiving Notification of Documentation Updates	s 40
	6.7	Typical Characteristics		11.4 Community Resources	. 40
7	Deta	ailed Description19		11.5 Trademarks	. 40
	7.1	Overview		11.6 Electrostatic Discharge Caution	. 40
	7.2	Functional Block Diagram		11.7 Glossary	. 40
	7.3	Feature Description	12	Mechanical, Packaging, and Orderable	
	7.4	Device Functional Modes20		Information	. 40

# 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision C (July 2013) to Revision D	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Added Thermal Information table	5
•	Changed Y-axis unit on Output vs Input Typical Characteristics graphs From: (V) To: (mV)	17
<u>•</u>	Changed Y-axis unit on V <sub>OUT</sub> vs V <sub>IN</sub> Application Curves graph From: (V) To: (mV)	34
Cł	nanges from Revision A (March 2013) to Revision B	Page
•	Changed layout of National Semiconductor Data Sheet to TI format	1



# 5 Pin Configuration and Functions

RGH Package 16-Pin WQFN Top View



#### **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	TYPE <sup>(1)</sup> DESCRIPTION	
1	+OUT AUX	0	Auxiliary positive output
2	-OUT AUX	0	Auxiliary negative output

Product Folder Links: LMH6518

(1) G = Ground, I = Input, O = Output, P = Power



# Pin Functions (continued)

	PIN	T)(D=(1)	DECODIONION
NO.	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
3, 4	V <sub>cc</sub>	Р	Analog power supply
5, 8	GND	G	Ground, electrically connected to the WQFN heat sink
6	+IN	I	Positive input
7	-IN	I	Negative input
9	<del>CS</del>	I	Serial chip select (SPI interface, active low): While this signal is asserted SCLK is used to accept serial data present on SDIO and to source serial data on SDIO. When this signal is de-asserted, SDIO is ignored and SDIO is in TRI-STATE mode.
10	SDIO	I/O	Serial data-in or data-out (SPI interface): Serial data are shifted into the device (8 bit command and 16 bit data) on this pin while $\overline{CS}$ signal is asserted during Write operation. Serial data are shifted out of the device on this pin during a read operation while $\overline{CS}$ signal is asserted. At other times, and after one complete Access Cycle (24 bits, see Figure 54 and Figure 55), this input is ignored. This output is in TRI-STATE mode when $\overline{CS}$ is de-asserted. This pin is bi-directional.
11	SCLK	I	Serial clock (SPI interface): Serial data <u>are</u> shifted into and out of the device synchronous with this clock signal. SCLK transitions with $\overline{\text{CS}}$ de-asserted are ignored. SCLK must be stopped when not required to minimize digital crosstalk.
12	$V_{DD}$	Р	Digital power supply
13	$V_{CM}$	I	Input from ADC to control main output CM
14	-OUT	0	Main negative output
15	+OUT	0	Main positive output
16	V <sub>CM_AUX</sub>	I	Input to control auxiliary output CM

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Complement	V <sub>CC</sub> (5 V nominal)		5.5	\/
Supply voltage	V <sub>DD</sub> (3.3 V nominal)		3.6	V
Supply voltage  VDD (3.3 V nor  Differential input  Input common mode voltage  VCM and VCM_Aux  SPI inputs			±1	V
Input common mode voltage		1	4	V
V <sub>CM</sub> and V <sub>CM_Aux</sub>			2	V
SPI inputs			3.6	V
SPI inputs	Infrared or convention (20 s)		235	00
Soldering temperature	Wave (10 s)		260	°C
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

	-		VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN NO	M MAX	UNIT
$V_{CC}$	Analog supply voltage	5 ±5	%	V
$V_{DD}$	Digital supply voltage	3.3 ±5	%	V
$T_A$	Temperature range	-40	85	°C

#### 6.4 Thermal Information

		LMH6518	
	THERMAL METRIC <sup>(1)</sup>	RGH (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	11.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.4	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

Unless otherwise noted, all limits are ensured for  $T_A = 25^{\circ}C$ , input CM = 2.5 V,  $V_{CM} = 1.2$  V,  $V_{CM\_Aux} = 1.2$  V, single-ended input drive,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V,  $R_L = 100$   $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT} = 0.7$  V<sub>PP</sub> differential (both main and auxiliary outputs), both main and auxiliary output specifications, full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full power setting (with auxiliary output turned on) (see Table 8 for abbreviations used). (1)

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup> TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
DYNAMIC PE	RFORMANCE				
LSBW	-3-dB bandwidth	All gains	900		MHz
	Peaking	All gains	1		dB
GF_0.1 dB	±0.1-dB gain flatness	All gains	150		MHz
GF_1 dB	±1-dB gain flatness	All gains	400		MHz
TRS	Rise time		460		ps
TRL	Fall time		450		
os	Overshoot	Main output	9%		
t <sub>s_1</sub>	Settling time	Main output, ±0.5%	10		ns
t <sub>s_2</sub>	Settling time	Main output, ±0.05%	14		
t_recover	Recovery time (4)	All gains	<5		ns
P <sub>D</sub>	Propagation delay	V <sub>OUT</sub> = 0.7 V <sub>PP</sub> , all gains	1.2		ns
P <sub>D_VAR</sub>	Propagation delay variation	Gain varied	100		ps
	ORTION, AND RF SPECIFICATION	ONS			
e <sub>n_1</sub>	Input noise spectral density	Max gain, 10 MHz	0.98		nV/√Hz
e <sub>n_2</sub>	Input noise spectral density	Preamp LG and 0-dB ladder, 10 MHz	4.1		nV/√Hz
e <sub>no_1</sub>	RMS output noise	Max gain, 100 Hz to 400 MHz	1.7		mV
e <sub>no_2</sub>	RMS output noise	Preamp LG, 0-dB ladder, 100 Hz to 400 MHz	940		μV
NF_1	Noise figure	Max gain, $R_S = 50 \Omega$ each input, 10 MHz	3.8		dB
NF_2	Noise figure	Preamp LG, 0-dB ladder, $R_S = 50 \Omega$ each input, 10 MHz	13.5		dB
HD2_1	2 <sup>nd</sup> harmonic distortion <sup>(5)</sup>	Main output, 100 MHz, all gains	-50		dBc
HD3_1	3 <sup>rd</sup> harmonic distortion <sup>(5)</sup>	Main output, 100 MHz, all gains	-53		dBc
HD2_2	2 <sup>nd</sup> harmonic distortion <sup>(5)</sup>	Auxiliary output, 100 MHz, all gains	-48		dBc
HD3_2	3 <sup>rd</sup> harmonic distortion <sup>(5)</sup>	Auxiliary output, 100 MHz, all gains	-50		dBc
HD2_3	2 <sup>nd</sup> harmonic distortion <sup>(5)</sup>	Main output, 250 MHz, all gains	-44		dBc
HD3_3	3 <sup>rd</sup> harmonic distortion <sup>(5)</sup>	Main output, 250 MHz, all gains	-50		dBc
HD2/HD3_4	2 <sup>nd</sup> / 3 <sup>rd</sup> harmonic distortion (5)	Auxiliary output, 250 MHz, all gains	-42		dBc
IMD3	Intermodulation distortion <sup>(5)</sup>	f = 250 MHz, main output	-65		dBc
OIP3_1	Intermodulation intercept <sup>(5)</sup>	Main output, 250 MHz	26		dBm
D 44D	4 dD	Main output, 250 MHz, 0-dB ladder	1.8		\/
P_1dB_main	–1-dB compression				$V_{PP}$

<sup>(1)</sup> Electrical Characteristics table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in limited self-heating of the device such that T<sub>J</sub> = T<sub>A</sub>. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T<sub>J</sub> > T<sub>A</sub>.

<sup>(2)</sup> Limits are 100% production tested at 25°C unless otherwise specified. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(4)</sup> Recovery time is the slower of the main and auxiliary outputs. Output swing of 700 mV<sub>PP</sub> shifted up or down by 50% (0.35 V) by introducing an offset. Measured values correspond to the time it takes to return to within ±1% of 0.7 V<sub>PP</sub> (±7 mV).

<sup>(5)</sup> Distortion data taken under single ended input condition.



## **Electrical Characteristics (continued)**

Unless otherwise noted, all limits are ensured for  $T_A$  = 25°C, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM\_Aux}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,  $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), both main and auxiliary output specifications, full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full power setting (with auxiliary output turned on) (see Table 8 for abbreviations used). (1)

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
D. AdD. som	4.40	Auxiliary output, 250 MHz, 0-dB ladder		1.65		.,
P_1dB_aux	–1-dB compression	Auxiliary output, 250 MHz, 20-dB ladder		1		V <sub>PP</sub>
GAIN PARAME	TERS					
A <sub>V_DIFF_MAX</sub>	Maximum gain		38.1	38.8	39.5	dB
A <sub>V_DIFF_MIN</sub>	Minimum gain		-1.91	-1.16	-0.4	dB
	Gain step size	All gains including preamp step	1.8	2	2.2	dB
Gain_Step	Gain step size with ADC (see Application and Implementation)	ADC FS adjusted		8.5		mdB
Gain_Range	Gain range		39	40	41	dB
TC_A <sub>V_DIFF</sub>	Gain temp coefficient <sup>(6)</sup>	All gains		-0.8		mdB/°C
Gain_A <sub>CC</sub>	Absolute gain accuracy	Compared to theoretical from max gain in 2-dB steps	0.75		0.75	dB
MATCHING					· ·	
Gain_match	Gain matching, main and auxiliary	All gains		±0.1	±0.2	dB
BW_match	<ul><li>-3-dB bandwidth matching, main and auxiliary</li></ul>	All gains		5%		
RT_match	Rise time matching, main and auxiliary	All gains		5%		
PD_match	Propagation delay matching, main and auxiliary	All gains		100		ps
ANALOG I/O						
CMRR_1	CM rejection ratio (see Table 8)	Preamp HG, 0-dB ladder, 1.9 V < CMVR < 3.1 V	45	86		dB
CMRR_2	CM rejection ratio (see Table 8)	Preamp LG, 0-dB ladder, 1.9 V < CMVR < 3.1 V	40	55		dB
CMVR_1	Input common mode voltage range	Preamp HG, all ladder steps, CMRR ≥ 45 dB	1.9		3.1	V
CMVR_2	Input common mode voltage range	Preamp LG, all ladder steps, CMRR ≥ 40 dB	1.9		3.1	V
$ \Delta V_{O\_CM} \Delta_{I\_CM} $		All gains, 2 V < CMVR < 3 V	-60	-100		dB
CMRR_CM	CM rejection ratio relative to VCM (see Table 8)	Preamp LG, 0 dB		101		dB
Z <sub>in_diff</sub>	Differential input impedance	All gains		150    1.5		KΩ    pF
		Preamp HG		420    1.7		
Z <sub>in_CM</sub>	CM input impedance	Preamp LG		900    1.7		$K\Omega \parallel pF$
FS <sub>OUT1</sub>	Full scale voltage swing	Main output, all gains, THD at 100 MHz ≤ –40 dBc  770 <sup>(7)</sup> 800			${\rm mV_{PP}}$	
FS <sub>OUT2</sub>	Full scale voltage swing	Main output, clamped, 0-dB ladder		1800	1960	$mV_{PP}$
FS <sub>OUT3</sub>	Full scale voltage swing	Auxiliary output, all gains THD at 100 MHz ≤ -40 dBc	770 <sup>(7)</sup> 800		mV <sub>PP</sub>	
FS <sub>OUT4</sub>	Full scale voltage swing	Auxiliary output, clamped, 0-dB ladder		1600	1760	$mV_{PP}$
V <sub>OUT_MAX1</sub>	Voltage at each output pin (clamped)	Main output, all gains, V <sub>CM</sub> = 1.2 V	0.5		1.8	V

<sup>(6)</sup> Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

<sup>(7)</sup> Specified by design.



## **Electrical Characteristics (continued)**

Unless otherwise noted, all limits are ensured for  $T_A$  = 25°C, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM\_Aux}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,  $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), both main and auxiliary output specifications, full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full power setting (with auxiliary output turned on) (see Table 8 for abbreviations used).<sup>(1)</sup>

	PARAMETER	TEST	CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
V <sub>OUT_MAX2</sub>	Voltage at each output pin (clamped)	Auxiliary output, V <sub>CM</sub> = 1.2 V	, all gains,	0.8		2.2	V
V <sub>OUT_MAX3</sub>	Voltage at each output pin (clamped)	Main output, all	gains, V <sub>CM</sub> = 1.45 V			2.05	V
$V_{OUT\_MAX4}$	Voltage at each output pin (clamped)	Auxiliary output, V <sub>CM</sub> = 1.45 V	, all gains,			2.45	V
Z <sub>OUT_DIFF</sub>	Differential output impedance	All gains		92	100	108	Ω
V <sub>OOS</sub>	Output offset voltage	All gains			±15	±40	mV
V <sub>OOS_shift1</sub>	Output offset voltage shift	Preamp LG to p	Preamp LG to preamp HG		13.7		mV
V <sub>OOS_shift2</sub>	Output offset voltage shift	All gains, exclud	ding preamp step		12.7		mV
TCV <sub>OOS</sub>	Output offset voltage drift <sup>(6)</sup>	Preamp HG, 0-d			-24 -7		μV/°C
I <sub>B</sub>	Input bias current <sup>(8)</sup>	$T_A = -40$ °C to 8 $T_A = -65$ °C to 1			40	100 140	μA
V <sub>OCM</sub>	Output CM voltage	All gains	$T_A = -40$ °C to 85°C $T_A = -65$ °C to 150°C	0.95	1.2	1.45	V
V <sub>OS_CM</sub>	Output CM offset	All gains	1A - 00 0 10 100 0	0.00	±15	±30	mV
TC_V <sub>OS_CM</sub>	CM offset voltage temperature coefficient	All gains			+55	200	μV/°C
BAL_Error_DC	Output gain balance error	DC, $\frac{\Delta V_{O\_CM}}{\Delta V_{OUT}}$			-78		dB
BAL_Error_AC	Output gain balance error	250	250 MHz, <sup>VO_CM</sup> / <sub>VOUT</sub>		-45		dB
РВ	Phase balance error (see Table 8)	250 MHz			±0.8		deg
DODD	Differential power supply	Preamp HG, 0-0	dB ladder	-60	-87		-ID
PSRR	rejection (see Table 8)	Preamp LG, 0-d	IB ladder	-50	-70		dB
PSRR_CM	CM power supply rejection (see Table 8)	Preamp LG, 0-d	IB ladder	-55	-71		dB
V <sub>CM_I</sub>	V <sub>CM</sub> input bias current <sup>(8)</sup>	All gains	$T_A = -40$ °C to 85°C $T_A = -65$ °C to 150°C		±1	±10 ±20	nA
V <sub>CM_AUX_I</sub>	V <sub>CM_AUX</sub> input bias current <sup>(8)</sup>	All gains	$T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$ $T_A = -65^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$		±1	±10	nA
DIGITAL I/O			R				
V <sub>IH</sub>	Input logic high	$T_A = -65^{\circ}C \text{ to } 1$	50°C	V <sub>DD</sub> -0.6			V
V <sub>IL</sub>	Input logic low	$T_A = -65^{\circ}\text{C to } 150^{\circ}\text{C}$				0.5	V
V <sub>OH</sub>	Output logic high	,,			V <sub>DD</sub>		V
V <sub>OL</sub>	Output logic low				0		V
R <sub>Hi_Z</sub>	Output resistance	High impedance mode			5		ΜΩ
I_in	Input bias current	5 ,			<1		μA
F <sub>SCLK</sub>	SCLK rate					10	MHz
F <sub>SCLK_DT</sub>	SCLK duty cyle			45%	50%	55%	····-

<sup>(8)</sup> Positive current is current flowing into the device.



## **Electrical Characteristics (continued)**

Unless otherwise noted, all limits are ensured for  $T_A = 25^{\circ}C$ , input CM = 2.5 V,  $V_{CM} = 1.2$  V,  $V_{CM\_Aux} = 1.2$  V, single-ended input drive,  $V_{CC} = 5$  V,  $V_{DD} = 3.3$  V,  $R_L = 100~\Omega$  differential (both main and auxiliary outputs),  $V_{OUT} = 0.7$  V<sub>PP</sub> differential (both main and auxiliary outputs), both main and auxiliary output specifications, full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full power setting (with auxiliary output turned on) (see Table 8 for abbreviations used). (1)

	PARAMETER	TES	T CONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER R	EQUIREMENTS						
	Complex compact V	$T_A = -40^{\circ}C \text{ to } 8$	35°C	195	210	225	A
I <sub>S1</sub>	Supply current, V <sub>CC</sub>	$T_A = -65^{\circ}C$ to 1	150°C			230	mA
	Complete company V complete	$T_A = -40^{\circ}C \text{ to } 8$	35°C		150	165	A
I <sub>S1_off</sub>	Supply current, V <sub>CC</sub> aux off	$T_A = -65^{\circ}C$ to 1	150°C			170	mA
	Cumply ourrent V	$T_A = -40^{\circ}C \text{ to } 8$	35°C		180	350	
I <sub>DD</sub>	Supply current, V <sub>DD</sub>	$T_A = -65^{\circ}C \text{ to } 1$	150°C			400	μΑ
BANDWID	TH LIMITING FILTER SPECIFICAT	IONS		•		•	
			20 MHz	0%	20%		
			100 MHz	0%	20%		
		All going	200 MHz	0%	20%		
		All gains	350 MHz		±25%		
	Pass band tolerance,  –3 dB bandwidth		650 MHz		±25%		
	-5 db baildwidin		750 MHz		±25%		
			350 MHz		±10%		
		Preamp LG, 0-dB ladder	650 MHz		±10%		
		5 52 .addoi	750 MHz		±10%		


## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
T <sub>S</sub>	SDIO setup time	25			ns
T <sub>H</sub>	SDIO hold time	25			ns
T <sub>CES</sub>	CS enable setup time (from CS asserted to rising edge of SCLK)	25			ns
t <sub>CDS</sub>	$\overline{\text{CS}}$ disable setup time (from $\overline{\text{CS}}$ de-asserted to rising edge of SCLK)	25			ns
T <sub>IAG</sub>	Inter-acess gap	3			SCLK cycles



## 6.7 Typical Characteristics

Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,  $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full power setting (with auxiliary output turned on).




Submit Documentation Feedback



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full






Figure 7. Phase vs Gain




Figure 8. Response Over Temperature




Figure 9. Auxiliary Response Over Temperature




Figure 10. Main vs Auxiliary Response




Figure 11. Response vs Gain





Figure 12. Phase vs Gain



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full




Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L = 100~\Omega$  differential (both main and auxiliary outputs),  $V_{OUT} = 0.7~V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full





Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full






Figure 25. HD3 vs Ladder Attenuation




Figure 26. Main and Auxiliary Distortion Comparison




Figure 27. Main and Auxiliary Distortion Comparison




Figure 28. Distortion vs Output Power




Figure 29. Gain vs Ladder Attenuation





Figure 30. Gain Accuracy vs Ladder Attenuation



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full



Product Folder Links: LMH6518

Submit Documentation Feedback

LADDER ATTENUATION (dB)

Figure 36. –1 dB Compression vs Ladder Attenuation


V<sub>I\_CM</sub>

Figure 35. A<sub>V CM</sub>



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full




Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full






Figure 43. Output Offset Voltage (Typical Unit 3)




Figure 44. V<sub>OS\_CM</sub> vs V<sub>CM</sub>




Figure 45. Supply Current vs Supply Voltage




Figure 46. Supply Current vs Supply Voltage




Figure 47. Input Bias Current vs Input CM






Figure 48. Auxiliary Output Voltage (Hi-Z Mode)



Unless otherwise noted, input CM = 2.5 V,  $V_{CM}$  = 1.2 V,  $V_{CM AUX}$  = 1.2 V, single-ended input drive,  $V_{CC}$  = 5 V,  $V_{DD}$  = 3.3 V,

 $R_L$  = 100  $\Omega$  differential (both main and auxiliary outputs),  $V_{OUT}$  = 0.7  $V_{PP}$  differential (both main and auxiliary outputs), main output specification (auxiliary is labeled), full bandwidth setting, gain = 18.8 dB (preamp LG, 0 dB ladder attenuation), and full









Figure 49. Filter BW vs Gain

Figure 50. Output vs Input






Figure 51. Output vs Input

Figure 52. Output vs Input




Figure 53. Overdrive Recovery Time (Return to Zero)

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated




#### 7 Detailed Description

#### 7.1 Overview

The LMH6518 device is a digitally-controlled variable gain amplifier (DVGA) which is designed specifically as an oscilloscope analog front end (AFE). This device samples an analog voltage and conditions it for the analog to digital converter (ADC) input. It is specifically designed to drive TI's giga sample ADCs which have  $100-\Omega$  input impedance and  $800-\text{mV}_{PP}$  full scale input voltage.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

The LMH6518 offers several unique features in addition to being a general purpose digital variable gain amplifier (DVGA).

#### 7.3.1 Input Preamplifier

The LMH6518 has a fully differential preamplifier which has a consistent 150-k $\Omega$  impedance across all gain settings. The LMH6518 is also driven with a single-ended signal source. The preamplifier has two gain settings. See *Input and Output Considerations* for details.

#### 7.3.1.1 Primary Output Amplifier

The LMH6518 has two nearly identical amplifiers. The output amplifier was designed as the primary output amplifier. It features an internal  $100-\Omega$  termination for interfacing with  $100-\Omega$  input impedance ADCs. The output amplifier has a common mode voltage control pin which sets the output common mode of the amplifier.

#### 7.3.1.2 Auxiliary Amplifier

The LMH6518 has a second output amplifier that was designed to provide a trigger signal when used as an oscilloscope AFE. The auxiliary amplifier has all of the features of the output amplifier and provides a duplicate signal for use in trigger circuits. The auxiliary amplifier has a common mode voltage control pin which sets the output common mode of the amplifier.



#### **Feature Description (continued)**

#### 7.3.2 Overvoltage Clamp

THe LMH6518 features two levels of clamps used to protect the amplifier and the ADC from voltage transients. These clamps are placed after the input preamplifier and also after the final output amplifier. The clamp voltages are set using the SPI bus.

#### 7.3.3 Attenuator

The primary gain control feature of the LMH65418 is the digital attenuator. The attenuator controls the overall gain of the amplifier. The attenuator has a range of 0 dB to 20 dB of attenuation.

## 7.3.4 Digital Control Block

The LMH6518 has digitally controlled gain as well as digitally controlled voltage clamps and digitally controlled bandwidth. If it is not used, this block can also disable the auxiliary amplifier. *Logic Functions* has details on the digital control registers and programming.

#### 7.4 Device Functional Modes

## 7.4.1 Primary Amplifier

The main functional mode of the LMH6518 is as an AFE providing gain, voltage clamping, and frequency limiting. In this mode, the gain, bandwidth, and voltage swing are all programmable using the SPI control block.

#### 7.4.2 Auxiliary Output

The secondary functional mode of the LMH6518 is the auxiliary output. This output is nearly identical to the primary amplifier. The only difference is that the auxiliary output has slightly lower distortion performance. The auxiliary output was designed to provide a trigger signal when used as an oscilloscope AFE.

#### 7.5 Programming

#### 7.5.1 Logic Functions


The following LMH6518 functions are controlled using the SPI-1 compatible bus:

- Filters (20, 100, 200, 350, 650, 750 MHz or full bandwidth)
- Power mode (Full power or auxiliary high impedance, Hi-Z)
- Preamp (HG or LG)
- Attenuation ladder (0 dB to 20 dB, 10 states)
- LMH6518 state write or read back

The SPI-1 bus uses 3.3-V logic. *SDIO* is the serial digital input-output which writes to the LMH6518 or reads back from it. *SCLK* is the bus clock with chip select function controlled by CS.




## **Programming (continued)**



Copyright © 2016, Texas Instruments Incorporated

Figure 54. Serial Interface Protocol, Read Operation



Copyright © 2016, Texas Instruments Incorporated

Figure 55. Serial Interface Protocol, Write Operation




Figure 56. Read Timing



## **Programming (continued)**




Figure 57. Write Timing

## Table 1. Data Field

								FILTER			PREAMP	LAD	DER A	TTEN	UATION
D15 (MSB)	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0 (LSB)
Х	0	0	0	0	0 = Full power 1 = Aux Hi-Z	0	S	ee Table	3	0	0 = LG 1 = HG		See	Table	4

#### **NOTE**

Bits D5, D9, and D11 to D14 must be 0. Otherwise, device operation is undefined and specifications are not ensured.

**Table 2. Default Power-On Reset Condition** 

							<b>FILTER</b>			PREAMP	LA	DDER .	ATTENU	JATION	
D15 (MSB)	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0 (LSB)
0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

**Table 3. Filter Selection Data Field** 

	FILTER		PANDWIDTH (MH-)
D8	D7	D6	BANDWIDTH (MHz)
0	0	0	Full
0	0	1	20
0	1	0	100
0	1	1	200
1	0	0	350
1	0	1	650
1	1	0	750
1	1	1	Unallowed

#### **NOTE**

All filters are low-pass, single pole roll-off and operate on both main and auxiliary outputs. These filters are intended as signal path bandwidth and noise limiting.



**Table 4. Ladder Attenuation Data Field** 

	LADDER AT	TENUATION		DANDWIDTH (JD)
D3	D2	D1	D0	BANDWIDTH (dB)
0	0	0	0	0
0	0	0	1	-2
0	0	1	0	-4
0	0	1	1	-6
0	1	0	0	-8
0	1	0	1	-10
0	1	1	0	-12
0	1	1	1	-14
1	0	0	0	-16
1	0	0	1	-18
1	0	1	0	-20
1	0	1	1	Unallowed
1	1	0	0	Unallowed
1	1	0	1	Unallowed
1	1	1	0	Unallowed
1	1	1	1	Unallowed

## **NOTE**

An *unallowed* SPI-1 state may result in undefined operation where device behavior is not ensured.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 8.1 Application Information

The LMH6518 device is ideal in applications that require a differential signal path and drive a differential, high-bandwidth analog to digital converter. The LMH6581 has 900 MHz of bandwidth and drives signals up to 1.8  $V_{PP}$ .

Typical applications for the LMH6518 include an oscilloscope AFE, gain control in a radio receiver, and a data acquisition system.

#### 8.2 Typical Application

#### 8.2.1 Oscilloscope Front End



Copyright © 2016, Texas Instruments Incorporated

Figure 58. Digital Oscilloscope Front-End

## 8.2.1.1 Design Requirements

An oscilloscope is used to sample signals from millivolts to volts. To make the best use of the limited ADC input range, the oscilloscope input circuitry must have a wide gain range.

In this design example, the LMH6518 is driving an ADC12J2700 and has the following requirements:

- Common mode voltage = 1.225 V
- Full scale voltage = 650 mV<sub>PP</sub> to 800 mV<sub>PP</sub>
- Bandwidth = 900 MHz
- Trigger channel
- Spurious free dynamic range = 50 dB



## **Typical Application (continued)**

#### 8.2.1.2 Detailed Design Procedure

Figure 59 shows a block diagram of the LMH6518's main output signal path.




Figure 59. LMH6518 Signal Path Block Diagram

The auxiliary output (not shown) uses another but similar output amplifier that taps into the ladder attenuator output. In this data sheet, preamp gain of 30 dB is referred to as high gain (HG), and preamp gain of 10 dB as low gain (LG).

The LMH6518 2-dB/step gain resolution and 40-dB adjustment range (from -1.16 dB to 38.8 dB) allows this device to be used with the TI Gsps ADCs which have full scale (FS) adjustment through their extended control mode (ECM) to provide near-continuous variability (8.5-mdB resolution) which covers 42.6 dB FS input range using Equation 1.

$$(20 \times \log \frac{920 \text{ mV}_{PP}}{6.8 \text{ mV}_{PP}} = 42.6 \text{ dB})$$
(1)

TI's Gsps ECM control allows the ADC FS to be set using the ADC SPI bus. The ADC FS voltage range is from 560 mV to 840 mV with 9 bits of FS voltage control.

The ADC ECM gain resolution is calculated with Equation 2.

Gain Resolution = 20 log 
$$\frac{0.56 + \left(\frac{0.84 - 0.56}{2 \times 512}\right)}{0.56 - \left(\frac{0.84 - 0.56}{2 \times 512}\right)} = 8.5 \text{ mdB}$$
(2)

However, the *recommended* ADC FS operating range is narrower; it is from 595 mV to 805 mV with 700 mV<sub>PP</sub> as the mid-point. Raising the value of ADC FS voltage is tantamount to reducing the signal path gain to accommodate a larger input and vice versa, thus providing a method of gain fine-adjust. The ADC ECM gain adjustment is  $\neg 1.21$  dB as in Equation 3.

$$(= 20 \times \log \frac{700 \text{ mV}}{805 \text{ mV}}) \text{ to } +1.41 \text{ dB}$$

$$(= 20 \times \log \frac{700 \text{ mV}}{595 \text{ mV}})$$
 (3)

Because the ADC FS fine-adjust range of 2.62 dB (= 1.41 dB + 1.21 dB) is larger than the LMH6518's 2-dB/step resolution, there is always at least one LMH6518 gain setting to accommodate any FS signal from 6.8 mV<sub>PP</sub> to 920 mV<sub>PP</sub>, at the LMH6518 input, with 0.62 dB (= 2.62-2) overlap.



## **Typical Application (continued)**

Assuming a nominal 0.7-V<sub>PP</sub> output, the LMH6518's minimum FS input swing is limited by the maximum signal path gain possible and vice versa with Equation 4.

Maximum LMH6518 FS Input 
$$\frac{0.7 \text{ V}_{PP}}{10\left(\frac{(38.8 + 1.41) \text{ dB}}{20}\right)} = 6.8 \text{ mV}_{PP}$$
(4)

(or 8 mV<sub>PP</sub> with no ADC fine adjust in Equation 5)

Maximum LMH6518 FS Input 
$$\frac{0.7 \text{ V}_{PP}}{10 \left( \frac{(-1.16 - 1.21) \text{ dB}}{20} \right)} = 920 \text{ mV}_{PP}$$
(5)

(or 800 mV<sub>PP</sub> with no ADC FS adjust)

To accommodate a higher FS input, an additional attenuator is required before the LMH6518. This front-end attenuator is shown in the Figure 58 with its details shown in Figure 69. The highest minimum attenuation level is determined by the largest FS input signal (FS<sub>max</sub>) in Equation 6.

Attenuation (dB) = 20 x log 
$$\frac{FS_{MAX} (V_{PP})}{800 \text{ mV}_{PP}}$$
(6)

So, to accommodate 80 V<sub>PP</sub>, 40 dB minimum attenuation is required before the LMH6518.

In a typical oscilloscope application, the voltage range encountered is from 1 mV/DIV to 10 V/DIV with 8 vertical divisions visible on the screen. One of the primary concerns in a digital oscilloscope is SNR which translates to display trace width to thickness. Typically, oscilloscope manufacturers require the noise level to be low enough so that the *no-input* visible trace width is less than 1% of FS. Experience shows that this corresponds to a minimum SNR of 52 dB.

The factors that influence SNR are:

- Scope front end noise (Front-end attenuator + scope probe Hi-Z buffer which is discussed later in this data sheet and shown in Figure 58)
- LMH6518
- ADC

LMH6518 related SNR factors are:

- Bandwidth
- Preamp used (Preamp HG or LG)
- Ladder attenuation
- Signal level

SNR increases with the inverse square root of the bandwidth. So, reducing bandwidth from 450 MHz to 200 MHz, for example, improves SNR by 3.5 dB as seen in Equation 7.

$$(20 \times \log \frac{\sqrt{450 \text{ MHz}}}{\sqrt{200 \text{ MHz}}} = 3.5 \text{ dB})$$
 (7)

The other factors listed above, preamp and ladder attenuation, depend on the signal level and also impact SNR. The combined effect of these factors is summarized in Figure 60, where SNR is plotted as a function of the LMH6518 FS input voltage (assuming scope bandwidth of 200 MHz) and not including the ADC and the front end noise.



#### Typical Application (continued)




Figure 60. LMH6518 SNR and Ladder Attenuation Used vs Input

As seen in Figure 60, SNR of at least 52 dB is maintained for FS inputs above 24 mV<sub>PP</sub> (3 mV/DIV on a scope) assuming the LMH6518's internal 200 MHz filter is enabled. Most oscilloscope manufacturers relax the SNR specifications to 40 dB for the highest gain (lowest scope voltage setting). From Figure 60, LMH6518's minimum SNR is 43.5 dB, thereby meeting the relaxed SNR specification for the lower range of scope front panel voltages.

In Figure 60, the step-change in SNR near Input FS of 90 mV<sub>PP</sub> is the transition point from preamp LG to preamp HG with a subsequent 3 dB difference due to the preamp HG to 20-dB ladder attenuation's lower output noise compared to preamp LG to 2-dB ladder attenuation's noise. Judicious choice of front-end attenuators ensures that the 52-dB SNR specification is maintained for scope FS inputs ≥24 mV<sub>PP</sub> by confining the LMH6518 gain range to the lower 30.5 dB using Equation 8 from the total range of 40 dB (= 38.8 – (-1.16)) is possible.

$$(= 20 \times \log \frac{0.8 \text{ V}_{PP}}{24 \text{ mV}_{PP}})$$
 (8)

For example, to cover the range of 1 mV/DIV to 10 V/DIV (80 dB range), Table 5 lists a configuration which affords good SNR.

Table 5. Oscilloscope Example Including Front-End Attenuators

ROW	SCOPE FS INPUT (V <sub>PP</sub> )	S, SCOPE VERTICAL SCALE (V/DIV)	PREAMP	LADDER ATTENUATION RANGE (dB)	A, FRONT-END ATTENUATION (V/V)	MINIMUM SNR (dB) WITH 200 MHz FILTER
1	8 m to 24 m	1 m to 3 m	HG	0 to 10	1	44
2	24 m to 80 m	3 m to 10 m	HG	10 to 20	1	52
3	80 m to 0.8	10 m to 0.1	LG	0 to 20	1	53.4
4	0.8 to 8	0.1 to 1	LG	0 to 20	10	53.4
5	8 to 80	1 to 10	LG	0 to 20	100	53.4

In Table 5, the highest FS input in row 5, column 2 (80 V<sub>PP</sub>), and the LMH6518's highest FS input allowed  $(0.8 \text{ V}_{PP})$  set the front-end attenuator value with Equation 9.

$$100x \left( = \frac{80 \text{ V}_{PP}}{0.8 \text{ V}_{PP}} \right) \tag{9}$$

The 100x attenuator allows high-SNR operation to 30.5 dB down, as explained earlier, or 2.4 V<sub>PP</sub> at scope input. In that same table, rows 1 to 3 with no front-end attenuation (1x) cover the scope FS input range from 8 mV<sub>PP</sub> to 800 mV<sub>PP</sub>. That leaves the scope FS input range of 0.8 V<sub>PP</sub> to 2.4 V<sub>PP</sub>. If the 100x attenuator were used for the entire scope FS range of 0.8 V<sub>PP</sub> to 80 V<sub>PP</sub>, SNR would dip below 52 dB for a portion of that range. Another attenuation level is thus required to maintain the SNR specification requirement of 52 dB.

Product Folder Links: LMH6518

Copyright © 2008-2016, Texas Instruments Incorporated



One possible attenuation partitioning is to select the additional attenuator value to cover a 20 dB range above 0.8  $V_{PP}$  FS (to 8  $V_{PP}$ ) with the 100x attenuator covering the remaining 20 dB range from 8  $V_{PP}$  to 80  $V_{PP}$ . Mapping 8  $V_{PP}$  FS scope input to 0.8  $V_{PP}$  at LMH6518 input means the additional attenuator is 10x, as shown in Table 5, row 4. The remaining scope input range of 8  $V_{PP}$  to 80  $V_{PP}$  is then covered by the 100x front-end attenuator derived earlier. The entire scope input range is now covered with SNR maintained about 52 dB for scope FS input  $\geq$ 24 mV<sub>PP</sub>, as shown in Table 5.

#### 8.2.1.2.1 Settings and ADC SPI Code (ECM)

Covering the range from 1 mV/DIV to 10 V/DIV requires the following adjustment within the digital oscilloscope:

- · Front-end attenuator
- LMH6518 preamp
- LMH6518 ladder attenuation
- ADC FS value (ECM)

The LMH6518 product folder contains a spreadsheet which allows one to calculate the front-end attenuator, LMH6518 preamp gain (HG or LG), ladder attenuation, and ADC FS setting based on the scope vertical scale (S in V/DIV).

Here is the step-by-step procedure that explains the operations performed by the said spreadsheet based on the scope vertical scale setting (S in V/div) and front-end attenuation A (from Table 5). A numerical example is also worked out for more clarification:

1. Determine the required signal path gain, K, with Equation 10:

$$K = 20 \times \log \frac{0.95 \times 700 \text{ mV}_{PP}}{\frac{8 \times S(V/\text{div})}{A}} = -21.6 + 20 \times \log \frac{A}{S(V/\text{div})}$$
(10)

(assuming the full scale signal occupies 95% of the  $0.7~V_{PP}$  FS for 5% overhead which occupies 8 vertical scope divisions).

Required condition: -2.37 dB ≤ K ≤ 40.3 dB

Example: With S = 110 mV/DIV, Table 5 shows that A = 10 V/V in Equation 11.

$$\rightarrow$$
 K = -21.6 + 20 x log  $\frac{10}{110 \text{ mV}}$  = 17.57 dB (11)

- 2. Determine the LMH6518 gain, G:
  - G is the closest LMH6518 gain, to the value of K where:
  - -G = (38.8 2n)dB; n = 0, 1, 2, ..., 20
  - For this example, the closest G to K = 17.57 dB is 16.8 dB (with n = 11). The next LMH6518 gain, 18.8 dB (with n = 10) is incorrect as 16.8 is closer. If 18.8 dB were mistakenly chosen, the ADC FS setting is out of range.
  - Therefore: G = 16.8 dB
- 3. Determine preamp (HG or LG) and ladder attenuation:
  - If G ≥ 18.8 dB → Preamp is HG and ladder attenuation = 38.8 G
  - If G < 18.8 dB  $\rightarrow$  Preamp is LG and ladder attenuation = 18.8 G
  - For this example, with  $G = 16.8 \rightarrow Preamp LG$  and Ladder Attenuation = 2 dB (= 18.8 to 16.8).
- 4. Determine the required ADC FS voltage, FS<sub>E</sub>, with Equation 12:

$$FS_{E} = \frac{S \times 8}{A} \times 1.05 \times 10^{\overline{20}}$$
 (12)

The 1.05 factor is to add 5% FS overhead margin to avoid ADC overdrive with Equation 13.

$$FS_{E} = \frac{S \times 8}{10} \times 1.05 \times 10^{\frac{16.8}{20}} = 639.3 \text{ mV}$$
 (13)

Required condition: 0.56 V ≤ FS<sub>F</sub> ≤ 0.84 V



Recommend condition:  $0.595 \text{ V} \leq \text{FS}_{\text{E}} \leq 0.805 \text{ V}$  for optimum ADC FS

5. Determine the ADC ECM code ratio with Equation 14:

ECM (ratio) = 
$$\frac{FS_E - 0.56}{0.28}$$

where

- 0.28 V = (0.84 0.56) V
- 0.56 V is the lower end of the ADC FS adjustability
- · For this example:

ECM (ratio) = 
$$\frac{0.6393 - 0.56}{0.28} = 0.283$$
 (14)

- Required condition: 0 ≤ ECM (ratio) ≤ 1
- 6. Determine the ECM binary code sent on ADC SPI bus:
  - Convert the ECM value represented by the ratio calculated above, to binary:
  - ECM (binary) = DEC2BIN{ECM(ratio) × 511, 9}
  - Where DEC2BIN is a spreadsheet function which converts the decimal ECM ratio, from step 5 above, multiplied by 511 distinct levels, into binary 9 bits.

#### **NOTE**

The Web based spreadsheet computes ECM without the use of *DEC2BIN* function to ease usage by all spreadsheet users who may not have this function installed.

 For this example: ECM (binary) = DEC2BIN(0.283 x 511, 9) = 010010000. This is the number sent to the ADC on the SPI bus to program the ADC to proper FS voltage.

#### 8.2.1.2.2 Input and Output Considerations

The LMH6518's ideal input and output conditions, considered individually, are listed in Table 6.


Table 6. LMH6518's Ideal Input and Output Conditions

IMPEDANCE FROM EACH INPUT TO GROUND $(\Omega)$	COMMON MODE INPUT (V)	DIFFERENTIAL INPUT (V <sub>PP</sub> )	LOAD IMPEDANCE (Ω)	DIFFERENTIAL OUTPUT (V)	COMMON MODE OUTPUT (V)
≤50	1.5 to 3.1	<0.8	100 (differential) and 50 (single-ended)	<0.77	0.95 to 1.45

In addition to the individual conditions listed in Table 6, the input and output terminal conditions must match differentially (that is, +IN to -IN and +OUT to -OUT), as well, for best performance.

The input is differential but is driven single-ended as long as the conditions of Table 6 are met, and there is good matching between the driven and undriven inputs from DC to the highest frequency of interest. If not, there is a settling time impact among other possible performance degradations. The data sheet specifications are with single-ended input, unless specified. Figure 61 is the recommended bench-test schematic to drive one input and to bias the other input with good matching in mind.






Copyright © 2016, Texas Instruments Incorporated

Figure 61. Recommended Single-Ended Bench-Test Input Drive from 50-Ω Source

With Figure 61, each LMH6518 input sees 25  $\Omega$  to ground at higher frequencies when the capacitors look like shorts. This impedance increases to 125  $\Omega$  at DC for both inputs, thereby preserving the required matching at any frequency. This configuration, using properly selected R's and C's, allows four times less biasing power dissipation than when undriven inputs are biased with an effective 25  $\Omega$  from the LMH6518 input to ground.

It is possible to drive the LMH6518 input from a ground-referenced,  $50-\Omega$  source by providing level shift circuitry on the driven input. Figure 62 shows a circuit where half the input signal reaches the LMH6518 input while the negative supply voltage ( $V_{EE}$ ) ensures that the  $50\Omega$  source at J1 does not experience any biasing current while providing  $50-\Omega$  termination to the source. The driven input (+IN) is biased to 2.5 V ( $V_{CC}/2$ ) in Figure 62.




Copyright © 2016, Texas Instruments Incorporated

Figure 62. LMH6518 Driven by a Ground Referenced Source

In Figure 62, the equivalent impedance from each LMH6518 input to ground is around 38  $\Omega$ . The power consumption of this configuration is approximately 0.5 W (in  $R_1-R_5$ ) which is higher than that of Figure 61 because of additional power dissipated to perform the level shifting. Additional 50- $\Omega$  attenuators is placed between J1 and  $R_2/R_3$  junction in Figure 62 to accommodate higher input voltages.

It is also possible to shift the LMH6518 *output* common mode level using a level shift approach similar to that of Figure 62. The circuit in Figure 63 shows an implementation where the LMH6518's nominal 1.2 V CM output, set by a 1.2 V on  $V_{CM}$  input from the Gsps ADC, is shifted lower for proper interface to different ADCs (which require  $V_{CM} = 0$  V and have high input impedance).





Copyright © 2016, Texas Instruments Incorporated

Figure 63. Output CM Shift Scheme

In Figure 63, Vx is kept at 1.2 V by proper selection of external resistor values, so that the LMH6518 outputs are not CM-loaded. As was the case with input level shifting, this output-level shifting also consumes additional power (0.58 W).

#### 8.2.1.2.2.1 Output Swing, Clamping, and Operation Beyond Full Scale

One of the major concerns in interfacing to low voltage ADC's (such as the Gsps ADC that the LMH6518 is intended to drive) is ensuring that the ADC input is not violated with excessive drive. For this reason, plus the important requirement of an oscilloscope to recover quickly and gracefully from an overdrive condition, the LMH6518 is fitted with three overvoltage clamps; one at the preamp output, and one at the main and auxiliary outputs (each). The preamp clamp is responsible for preventing the preamp from saturation (to minimize recovery time) with large ladder attenuation when preamp output swing is at its highest. On the other hand, the output clamps perform this function when ladder attenuation is lower. Therefore, the output amplifier is closer to saturation and prolonged recovery (if not properly clamped). The combination of these clamps results in Figure 50, Figure 51, Figure 52, and Figure 66. With these four graphs, it is possible to observe where output limiting starts due to the clamp action. LMH6518 owes its fast recovery time (<5 ns) from 50% overdrive to the said clamps.

Figure 50, Figure 51, Figure 52, and Figure 66 in *Typical Characteristics* is used to determine the LMH6518 linear swing beyond full scale. This information sets the overdrive limit for both oscilloscope waveform capture and signal triggering. The preamp clamp is set tighter than the output clamp, evidenced by lower output swing with 20-dB ladder attenuation than with 0 dB. With high ladder attenuation (20 dB) defining the limit, the graphs show that the +OUT and -OUT difference of 0.4 V is well inside the clamp range, thereby ensuring 0.8  $V_{PP}$  of unhindered output swing. This corresponds to an overdrive capability of approximately  $\pm 7\%$  beyond full scale.

From Figure 58, the signal path consists of the input impedance switch, the attenuator switch, low noise amplifier (LNA, JFET amplifier) to drive the LMH6518 input (+IN), and the DAC to provide offset adjust. The LNA must have the following characteristics:

- Set U1's common mode level to V<sub>CC</sub>/2 (approximately 2.5 V)
- Low drift (1 mV shift at LNA output could translate into 88 mV shift at LMH6518 output at maximum gain, or approximately 13% of FS)
- Low output impedance (≤ 50 Ω) to drive U1 for good settling behavior
- Low noise (<0.98 nV/√Hz) to reduce the impact on the LMH6518 noise figure. Note that Figure 58 does not show the necessary capacitors across the resistors in the front-end attenuators (see Figure 69). These capacitors provide frequency response compensation and limit the noise contribution from the resistors so that they do not impact the signal path noise. For more information about front-end attenuator design, including frequency compensation, see *Related Documentation* for additional resources.
- Gain of 1 V/V (or close to 1 V/V)

Submit Documentation Feedback



 Excellent frequency response flatness from DC to >500 MHz to 800 MHz to not impact the time domain performance

The undriven input (-IN) is biased to  $V_{CC}/2$  using a voltage driver. The impedance driving the LMH6518's -IN must be closely matched to the LNA's output impedance for good settling time performance.

JFET LNA Implementation shows one possible implementation of the LNA buffer along with performance data.

When the LMH6518's auxiliary output is not used, it is possible to disable this output using SPI-1 (see *Logic Functions* for SPI register map). *Electrical Characteristics* shows that by doing so, device power dissipation decreases by the reduction in supply current of about 60 mA. As seen in Figure 64, in the absence of heavy common loading, the auxiliary output is at a voltage close to 1.7 V ( $V_{CC} = 5$  V). With higher supply voltages, the auxiliary voltage also increases. It is important to ensure any circuitry tied to this output is capable of handling the 2.3 V possible under  $V_{CC}$  worst case condition of 5.5 V.




Figure 64. Auxiliary Output Voltage as a Function of V<sub>CC</sub>

#### 8.2.1.2.3 Oscilloscope Trigger Applications

With the Auxiliary output of the LMH6518 offering a second output that follows the main one (except for a slightly reduced distortion performance), the oscilloscope trigger function is implemented by tapping this output. The auxiliary common mode is set with the  $V_{CM\_Aux}$  input of the LMH6518. If required, the trigger function is placed at a distance from the main signal path by taking advantage of the differential auxiliary output and rejecting any board related common mode interference pick-up at the receive end.

If trigger circuitry is physically close to the LMH6518, the circuit diagram shown in Figure 65 allows operation using only one of two auxiliary outputs. Unused outputs require proper termination using  $R_1$ ,  $R_{11}$  combination. U3 (DAC101C085) generates a 0- 2.5 V trigger level, with 2.4 mV resolution as in Equation 15 or 0.7% (= 2.4 mV × 100/0.35 V<sub>PP</sub>) of FS, which is compared to the LMH6518 +OUT AUX by using an ultra-fast comparator, U2 (LMH7220). U2's complimentary LVDS output is terminated in the required 100- $\Omega$  load ( $R_{10}$ ), for best performance, where the LVDS trigger output is available.


$$(=\frac{2.5V}{2^{10}})\tag{15}$$

The LMH7220's offset voltage ( $\pm 9.5$  mV) and offset voltage drift ( $\pm 50$   $\mu$ V/°C) error is 5.9 LSB of the trigger DAC (U3) as in Equation 16.

(9.5 mV + 50 
$$\frac{\mu V}{^{\circ}C}$$
 x 100°C = 1.45 mV ≡ 5.9 LSB) (16)



The offset voltage related portion of this error is nulled-out, if necessary, during the oscilloscope initial calibration. To do so, the LMH6518 input is terminated properly with no input applied and U3 output is adjusted around  $V_{CM\_Aux}$  voltage (1.2 V ±10 mV) while looking for U2's output transition. U3's output, relative to  $V_{CM\_Aux}$  at transition corresponds to U2's offset error which is factored into the trigger readings and thus eliminated, leaving only the offset voltage temperature drift component (= 2 LSB).



Copyright © 2016, Texas Instruments Incorporated

Figure 65. Single-Ended Trigger from LMH6518 Auxiliary Output

U2's minimum toggle rate specification of 750 Mb/s with ±50 mV overdrive allow the oscilloscope to trigger on repetitive waveforms well above the 500 MHz oscilloscope bandwidth applications, when the input signal is at least 14.3% of FS swing with Equation 17.


$$(= \frac{50 \text{ mV}}{\frac{0.7 \text{V}}{2}} \times 100)$$
 (17)

The worst case single event minimum discernable pulse width is set by the LMH7220's propagation delay specification of 3.63 ns (20 mV overdrive).

Both the main and the auxiliary outputs recover gracefully and quickly from a 50% overdrive condition as tabulated in *Electrical Characteristics* under overdrive recovery time. However, overdrive conditions beyond 50% could result in longer recovery times due to the interaction between an internal clamp and the common mode feedback loop that sets the output common mode voltage. This may have an impact on both the displayed waveform and the oscilloscope trigger. The result is a loss of trigger pulse or visual distortion of the displayed waveform. To avoid this scenario, the oscilloscope must detect an excessive overdrive and go into trigger-loss mode. Done this way, the oscilloscope display would show the last waveform that did not violate the overdrive condition. Preferably, there is a visual indicator on the screen that alerts the user of the excessive condition, and returns the display to normal once the condition is corrected.


# TEXAS INSTRUMENTS

#### 8.2.1.3 Application Curves



#### 8.2.2 JFET LNA Implementation

Figure 68 shows the schematic drawing for a possible implementation of the LNA buffer.



Copyright © 2016, Texas Instruments Incorporated

Figure 68. JFET LNA Implementation



#### 8.2.2.1 Design Requirements

This circuit uses an N-Channel JFET (J10) in source-follower configuration to buffer the input signal with J8 acting as a constant current source. This buffer presents a fixed input impedance (1 M $\Omega$ ||10 pF) with a gain close to 1 V/V.

The signal path is AC-coupled through C<sub>7</sub> with DC (and low frequency) at LMH6518 +IN maintained through the action of U1. NPN transistor Q0 is an emitter follower which isolates the buffer from the load (LMH6518 input and board traces).

The undriven input of the LMH6518 (-IN) is biased to 2.5 V by R<sub>6</sub>, R<sub>9</sub> voltage divider. The lower half of U1 inverts this voltage and the upper half of U1 compares it to the combination of the driven output level at LMH6518 +IN and the scaled version of scope input at R<sub>14</sub>, R<sub>21</sub> junction, and adjusts J10 Gate accordingly to set the LMH6518 +IN. This control loop has a frequency response that covers DC to a few Hz, limited by the roll-off capacitor C<sub>3</sub> and R<sub>15</sub> combination (first order approximation). DC and low frequency gain is given by Equation 18.

Gain (DC) = 
$$\frac{R_{14}}{R_{14} + R_{21}} \left( 1 + \frac{R_5}{R_1 \parallel R_2} \right) \approx 1 \text{ V/V}$$
 (18)

With the values in Figure 68  $\rightarrow$  R<sub>2</sub> approximately 452 k $\Omega$ .

For a flat frequency response, the DC (low frequency) gain requires lowering to match the less-than-1 V/V AC (high frequency) path gain through the JFETs. This is done by increasing the value of R<sub>2</sub>.

Choose values of R<sub>15</sub> and R<sub>11</sub> so that the frequency response at J10 Gate (and consequently the output) remain flat when C<sub>7</sub> starts to conduct as in Equation 19.

$$\frac{R_{21}}{R_{14}} = \frac{R_{15}}{R_{11}} \tag{19}$$

Offset correction is done by varying the voltage at R<sub>4</sub>, using a DAC or equivalent as shown, to shift the LMH6518 +IN voltage relative to -IN. The result is a circuit which shifts the ground referenced scope input to 2.5 V (V<sub>CC</sub>/2) CM with adjustable offset and without any JFET or BJT related offsets.

Note that the front-end attenuator (not shown) lower leg resistance is increased for proper divider-ratio to account for the 1-M $\Omega$  shunt due to the series combination of R<sub>21</sub> and R<sub>14</sub>. For example, a 10:1 front-end attenuator is formed by a series 900 k $\Omega$  and a shunt 111 k $\Omega$  for a scope BNC input impedance of 1 M $\Omega$  (= 900 K + (111 K || 1 M)).

Table 7 lists other possible JFET candidates that fall in the range of speed (f<sub>t</sub>) and low noise requirement.

Table 7. Suitable JFET Candidates Specifications

COMPANY	PART NUMBER	V <sub>P</sub> (V)	I <sub>dss</sub> (mA)	gm (mS)	INPUT C (pF)	NOISE <sup>(1)</sup> (nV/RtHz)	BREAK DOWN (V)	CALCULATED f <sub>t</sub> (MHz)
Interfet	IF140	-2.2	10	5.5	2.3	4	-20	380
Interfet	IF142	-2.2	10	5.5	2.3	4	-25	380
Interfet	2N5397/8	-2.5	13	8	5	2.5	-25	254
Interfet	2N5911/2	-2.5	13	8	5	2.5	_	254
Interfet	J308/9/10	-2.3	21	17	5.8	_	-25	466
Philips	BF513	-3	15	10	5	_	_	318
Fairchild	MMBF5486	-4	14	7	4	2.5	-25	278
Vishay Siliconix	SST441	-3.5	13	6	3.5	4	-35	272

(1) Noise data at approximately I<sub>dss</sub>/2

Submit Documentation Feedback Product Folder Links: LMH6518



The LNA noise could degrade the scope's SNR if it is comparable to the input referred noise of the LMH6518. LNA noise is influenced by the following operating conditions:

- a. JFET equivalent input noise
- b. BJT base current

Reducing either a or b above, or both, reduces noise. One way to reduce a is to increase  $R_8$  (currently set to 0  $\Omega$ ). This reduces the noise impact of J8 but requires a JFET which has a higher  $I_{dss}$  rating to maintain the operating current of J10 so that J10's noise contribution is minimized. Reducing the BJT base current is accomplished with increasing  $R_{20}$  at the expenses of higher rise/fall times. A higher  $\beta$  also reduces the base current (keep in mind that  $\beta$  and  $f_t$  at the operating collector current is what matters).

Figure 70 shows the impact of the JFET buffer noise on SNR, compared to SNR in Figure 60, assuming either  $3 \text{ nV}/\sqrt{\text{Hz}}$  or 1.5 nV/ $\sqrt{\text{Hz}}$  buffer noise for comparison.

#### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Attenuator Design

Figure 69 shows a front-end attenuator designed to work with Figure 68.




Figure 69. Front End Attenuator for JFET LNA Implementation

R\_LNA and C\_LNA are the input impedance components of the JFET LNA. The 10:1 and 100:1 attenuators bottom resistors ( $R_2$  and  $R_4$ ) are adjusted higher to compensate for the LNA's 1-M $\Omega$  input impedance, compared to the case where a high-input-impedance LNA is used. The two switches used on the input and output of the attenuator block are low-capacitance, high-isolation switches to reduce any speed or crosstalk impact.  $C_1$  to  $C_4$  provide the proper frequency response (and step response) by creating zeros that flatten the response for wideband operation. For the 10:1 attenuator,  $R_1C_1 = R_2C_2$ . The same applies to the 100:1 attenuator. The shunt capacitors,  $C_1$  to  $C_4$ , have a important other benefit in that they roll-off the resistor thermal noise at a low frequency (low pass response, -3 dB down at approximately 20 kHz) thereby eliminating any significant noise contribution from the attenuation resistors. Otherwise, the channel noise is dominated by the attenuator resistor thermal noise.  $C_2$  and  $C_6$  trimmer capacitors are adjusted to match the input capacitance regardless of attenuator used.



### 8.2.2.3 Application Curve




Figure 70. LNA Buffer SNR Impact

## 9 Power Supply Recommendations

The LMH6581 requires two power supplies. The analog signal path is powered by a single 5-V (±5%) supply and the digital control is powered by a single 3.3-V (±5%) supply. The 5-V supply must be capable of providing the 230 mA of quiescent current plus any load current. Ensure the loads of both amplifiers are included.

The 3.3-V digital supply requires only a small, 400-µA current.

Supply bypass capacitors must be placed at pins 3, 4, and 12. Low-ESR, ceramic capacitors of 0.01 µF are recommended.

# 10 Layout


#### 10.1 Layout Guidelines

Layout is critical to achieve specified performance. Circuit symmetry is necessary for good HD2 performance. Input traces must have impedance-controlled transmission lines. To reduce output to input coupling, use ground plane to fill between the amplifier input and output traces. Output termination resistors are provided on chip internally to the LMH6518. When driving an ADC, the ADC must be placed physically close to the LMH6518 output pins. Use controlled impedance transmission lines if the ADC must not placed closer than 10 mm from the amplifier output pins.

Product Folder Links: LMH6518



# 10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Figure 71. LMH6518 Layout Schematic



## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Device Nomenclature

**Table 8. Definition of Terms and Specifications** 

TERM	DEFINITION								
A <sub>V_CM</sub> (dB)	Change in output offset voltage ( $\Delta V_{OOS}$ ) with respect to the change in input common mode voltage ( $\Delta V_{I\_CM}$ )								
A <sub>V_DIFF</sub> (dB)	Gain with 100-Ω differential load								
СМ	Common mode								
CMRR (dB)	Common mode rejection defined as: A <sub>V_DIFF</sub> (dB) – A <sub>V_CM</sub> (dB)								
CMRR_CM	Common mode rejection relative to V <sub>CM</sub> defined as: ΔV <sub>OOS</sub> /ΔV <sub>CM</sub>								
HG	Preamp high gain								
Ladder	Ladder attenuator setting (0-20 dB)								
LG	Preamp low gain								
Max Gain	Gain = 38.8 dB								
Min Gain	Gain = −1.16 dB								
+OUT	Positive main output								
-OUT	Negative main output								
+OUT AUX	Positive auxiliary output								
-OUT AUX	Negative auxiliary output								
РВ	Phase balance defined as the phase difference between the complimentary outputs relative to 180°								
PSRR	Input referred V <sub>OOS</sub> shift divided by change in V <sub>CC</sub>								
PSRR_CM	Output common mode voltage change ( $\Delta V_{O\_CM}$ ) with respect to $V_{CC}$ voltage change ( $\Delta V_{CC}$ )								
V <sub>CM</sub>	Input pin voltage that sets main output CM								
V <sub>CM_Aux</sub>	Input pin voltage that sets auxiliary output CM								
V <sub>I_CM</sub>	Input CM voltage (average of +IN and -IN)								
ΔV <sub>IN</sub> (V)	Differential voltage across device inputs								
V <sub>oos</sub>	DC offset voltage. Differential output voltage measured with inputs shorted together to V <sub>CC</sub> /2								
V <sub>O_CM</sub>	Output common mode voltage (DC average of V <sub>+OUT</sub> and V <sub>-OUT</sub> )								
V <sub>OS_CM</sub>	CM offset voltage: V <sub>O_CM</sub> – V <sub>CM</sub>								
$\Delta V_{O\_CM}$	Variation in output common mode voltage (V <sub>O_CM</sub> )								
$\frac{\Delta V_{O\_CM}}{\Delta V_{OUT}}$	Balance error. Measure of the output swing balance of +OUT and $\neg$ OUT, as reflected on the output common mode voltage ( $V_{O\_CM}$ ), relative to the differential output swing ( $V_{OUT}$ ). Calculated as output common mode voltage change ( $\Delta V_{O\_CM}$ ) divided by the output differential voltage change ( $\Delta V_{OUT}$ , which is nominally around 700 m $V_{PP}$ )								
$\Delta V_{OUT}$	Change in differential output voltage (Corrected for DC offset, V <sub>OOS</sub> )								

# 11.2 Documentation Support

## 11.2.1 Related Documentation

For related documentation see the following:

Wideband Amplifiers by Peter Staric and Erik Margan, published by Springer (2006). (Section 5.2)

Product Folder Links: LMH6518



## 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMH6518



# PACKAGE OPTION ADDENDUM

28-Mar-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMH6518SQ/NOPB	ACTIVE	WQFN	RGH	16	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L6518SQ	Samples
LMH6518SQE/NOPB	ACTIVE	WQFN	RGH	16	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L6518SQ	Samples
LMH6518SQX/NOPB	ACTIVE	WQFN	RGH	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L6518SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

28-Mar-2016

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6518SQ/NOPB	WQFN	RGH	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH6518SQE/NOPB	WQFN	RGH	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LMH6518SQX/NOPB	WQFN	RGH	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

www.ti.com 20-Sep-2016




\*All dimensions are nominal

7 till dillitorionorio di o mominidi								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
LMH6518SQ/NOPB	WQFN	RGH	16	1000	210.0	185.0	35.0	
LMH6518SQE/NOPB	WQFN	RGH	16	250	210.0	185.0	35.0	
LMH6518SQX/NOPB	WQFN	RGH	16	4500	367.0	367.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.