

Is Now Part of



## ON Semiconductor ${ }^{\oplus}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore ( $\_$), the underscore ( $\_$) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

[^0]
## FSA2567 — Low-Power, Dual SIM Card Analog Switch

## Features

- Low On Capacitance for Data Path: 10 pF Typical
- Low On Resistance for Data Path: $6 \Omega$ Typical
- Low On Resistance for Supply Path: $0.4 \Omega$ Typical
- Wide $\mathrm{V}_{\mathrm{CC}}$ Operating Range: 1.65 V to 4.3 V
- Low Power Consumption: $1 \mu \mathrm{~A}$ Maximum
- $15 \mu \mathrm{~A}$ Maximum $\mathrm{I}_{\mathrm{Cct}}$ Over Expanded Voltage

$$
\text { Range }\left(\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.3 \mathrm{~V}\right)
$$

- Wide -3 db Bandwidth: $>160 \mathrm{MHz}$
- Packaged in:
- Pb-free 16-Lead MLP \& 16-Lead UMLP
- 3 kV ESD Rating, $>12 \mathrm{kV}$ Power/GND ESD Rating


## Applications

- Cell phone, PDA, Digital Camera, and Notebook
- LCD Monitor, TV, and Set-Top Box


## Description

The FSA2567 is a bi-directional, low-power, dual double-pole, double-throw (4PDT) analog switch targeted at dual SIM card multiplexing. It is optimized for switching the WLAN-SIM data and control signals and dedicates one channel as a supply-source switch.
The FSA2567 is compatible with the requirements of SIM cards and features a low on capacitance ( $\mathrm{C}_{\mathrm{ON}}$ ) of 10 pF to ensure high-speed data transfer. The $\mathrm{V}_{\text {SIM }}$ switch path has a low Ron characteristic to ensure minimal voltage drop in the dual SIM card supply paths.

The FSA2567 contains special circuitry that minimizes current consumption when the control voltage applied to the SEL pin is lower than the supply voltage ( $\mathrm{V}_{\mathrm{cc}}$ ). This feature is especially valuable in ultra-portable applications, such as cell phones; allowing direct interface with the general-purpose I/Os of the baseband processor. Other applications include switching and connector sharing in portable cell phones, PDAs, digital cameras, printers, and notebook computers.

## Ordering Information

| Part Number | Top Mark | Operating <br> Temperature <br> Range | Package |
| :---: | :---: | :---: | :--- |
| FSA2567MPX | FSA2567 | -40 to $+85^{\circ} \mathrm{C}$ | 16 -Lead, Molded Leadless Package (MLP) Quad, JEDEC <br> MO-220, 3 mm Square |
| FSA2567UMX | GX |  | 16 -Lead, Quad, Ultrathin Molded Leadless Package <br> $(U M L P), 1.8 \times 2.6 ~ m m$ |

For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs green.html.


Figure 1. Analog Symbol

## Pin Assignments



Figure 2. Pad Assignment MLP16 (Top Through View)


Figure 3. Pad Assignment UMLP16 (Top Through View)

Pin Definitions

| Pin | Description |
| :---: | :--- |
| $\mathrm{nDAT}, \mathrm{nRST}, \mathrm{nCLK}$ | Multiplexed Data Source Inputs |
| $\mathrm{nV}_{\text {SIM }}$ | Multiplexed SIM Supply Inputs |
| $\mathrm{V}_{\text {SIM }}$, DAT, RST, CLK | Common SIM Ports |
| Sel | Switch Select |

## Truth Table

| Sel | Function |
| :---: | :--- |
| Logic LOW | 1 DAT $=\mathrm{DAT}, 1 \mathrm{RST}=\mathrm{RST}, 1 \mathrm{CLK}=\mathrm{CLK}, 1 \mathrm{~V}_{\text {SIM }}=\mathrm{V}_{\mathrm{SIM}}$ |
| Logic HIGH | $2 \mathrm{DAT}=\mathrm{DAT}, 2 \mathrm{RST}=\mathrm{RST}, 2 \mathrm{CLK}=\mathrm{CLK}, 2 \mathrm{~V}_{\text {SIM }}=\mathrm{V}_{\text {SIM }}$ |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage |  | -0.5 | +5.5 | V |
| $\mathrm{V}_{\text {CNTRL }}$ | DC Input Voltage (Sel) ${ }^{(1)}$ |  | -0.5 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $\mathrm{V}_{\text {Sw }}$ | DC Switch I/O Voltage ${ }^{(1)}$ |  | -0.5 | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{K}}$ | DC Input Diode Current |  | -50 |  | mA |
| $\mathrm{I}_{\text {IIM }}$ | DC Output Current - $\mathrm{V}_{\text {SIM }}$ |  |  | 350 | mA |
| lout | DC Output Current - DAT, CLK, RST |  |  | 35 | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Human Body Model, JEDEC: JESD22-A114 | All Pins |  | 3 |  |
|  |  | I/O to GND |  | 12 | kV |
|  | Charged Device Model, JEDEC: JESD22-C101 |  |  | 2 |  |

## Note:

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 1.65 | 4.30 | V |
| $\mathrm{~V}_{\text {CNTRL }}$ | Control Input Voltage (Sel) $)^{(2)}$ | 0 | $\mathrm{~V}_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {SW }}$ | Switch I/O Voltage | -0.5 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\text {SIM }}$ | DC Output Current $-\mathrm{V}_{\text {SIM }}$ |  | 150 | mA |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current - DAT, CLK, RST |  | 25 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

Note:
2. The control input must be held HIGH or LOW; it must not float.

## DC Electrical Characteristics

All typical values are at $25^{\circ} \mathrm{C}, 3.3 \mathrm{~V} \mathrm{~V}_{\mathrm{Cc}}$ unless otherwise specified.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to +85\%${ }^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Clamp Diode Voltage | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ | 2.7 |  |  | -1.2 | V |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage High |  | 1.65 to 2.3 | 1.1 |  |  | V |
|  |  |  | 2.7 to 3.6 | 1.3 |  |  |  |
|  |  |  | 4.3 | 1.7 |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage Low |  | 1.65 to 2.3 |  |  | 0.4 | V |
|  |  |  | 2.7 to 3.6 |  |  | 0.5 |  |
|  |  |  | 4.3 |  |  | 0.7 |  |
| $\mathrm{I}_{\mathrm{N}}$ | Control Input Leakage | $\mathrm{V}_{\text {SW }}=0$ to $\mathrm{V}_{\text {CC }}$ | 4.3 | -1 |  | 1 | $\mu \mathrm{A}$ |
| $I_{\mathrm{nc}(\text { (off })}$, $I_{\text {no(off) }}$, | Off State Leakage | nRST, nDAT, $n C L K, n V_{\text {SIM }}=0.3 \mathrm{~V}$ or 3.6 V <br> Figure 10 | 4.3 | -60 |  | 60 | nA |
| $\mathrm{R}_{\text {OND }}$ | Data Path Switch On Resistance ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{Sw}}=0,1.8 \mathrm{~V}, \mathrm{l}_{\mathrm{ON}}=-20 \mathrm{~mA}$ Figure 9 | 1.8 |  | 7.0 | 12.0 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{Sw}}=0,2.3 \mathrm{~V}, \mathrm{l}_{\mathrm{ON}}=-20 \mathrm{~mA}$ Figure 9 | 2.7 |  | 6.0 | 10.0 |  |
| Ronv | $V_{\text {SIM }}$ Switch On Resistance ${ }^{(3)}$ | $\mathrm{V}_{\mathrm{SW}}=0,1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=-100 \mathrm{~mA}$ Figure 9 | 1.8 |  | 0.5 | 0.7 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{SW}}=0,2.3 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=-100 \mathrm{~mA}$ <br> Figure 9 | 2.7 |  | 0.4 | 0.6 |  |
| $\Delta \mathrm{RoND}^{\text {on }}$ | Data Path Delta On Resistance ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{SW}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=-20 \mathrm{~mA}$ | 2.7 |  | 0.2 |  | $\Omega$ |
| Icc | Quiescent Supply Current | $\mathrm{V}_{\text {CNTRL }}=0$ or $\mathrm{V}_{\text {CC }}$, $\mathrm{l}_{\text {OUT }}=0$ | 4.3 |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {cct }}$ | Increase in Icc Current Per Control Voltage and $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\text {CNTRL }}=2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.3 \mathrm{~V}$ | 4.3 |  | 5.0 | 10.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CNTRL }}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=4.3 \mathrm{~V}$ | 4.3 |  | 7.0 | 15.0 | $\mu \mathrm{A}$ |

## Notes:

3. Measured by the voltage drop between nDAT, nRST, nCLK and relative common port pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the relative ports.
4. Guaranteed by characterization.

## AC Electrical Characteristics

All typical value are for $\mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V}$ at $25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| tond | Turn-On Time Sel to Output (DAT,CLK,RST) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{Sw}}=1.5 \mathrm{~V} \\ & \text { Figure 11, Figure } 12 \end{aligned}$ | $1.8{ }^{(5)}$ |  | 65 | 95 | ns |
|  |  |  | 2.7 to 3.6 |  | 42 | 60 | ns |
| toffd | Turn-Off Time Sel to Output (DAT,CLK,RST) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{SW}}=1.5 \mathrm{~V} \\ & \text { Figure } 11, \text { Figure } 12 \end{aligned}$ | $1.8{ }^{(5)}$ |  | 30 | 50 | ns |
|  |  |  | 2.7 to 3.6 |  | 20 | 40 | ns |
| tonv | Turn-On Time Sel to Output (VSIM) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{Sw}}=1.5 \mathrm{~V} \\ & \text { Figure } 11, \text { Figure } 12 \end{aligned}$ | $1.8{ }^{(5)}$ |  | 55 | 80 | ns |
|  |  |  | 2.7 to 3.6 |  | 35 | 55 | ns |
| toffv | Turn-Off Time Sel to Output ( $\left.\mathrm{V}_{\text {SIM }}\right)$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{Sw}}=1.5 \mathrm{~V} \\ & \text { Figure 11, Figure } 12 \end{aligned}$ | $1.8{ }^{(5)}$ |  | 35 | 50 |  |
|  |  |  | 2.7 to 3.6 |  | 22 | 40 | ns |
| $t_{\text {PD }}$ | Propagation Delay ${ }^{(5)}$ (DAT,CLK,RST) | $C_{L}=35 \mathrm{pF}, R_{\mathrm{L}}=50 \Omega$ <br> Figure 11, Figure 13 | 3.3 |  | 0.25 |  | ns |
| $t_{\text {BbMD }}$ | Break-Before-Make ${ }^{(5)}$ (DAT,CLK,RST) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{SW} 1}=\mathrm{V}_{\mathrm{SW} 2}=1.5 \mathrm{~V} \\ & \text { Figure } 15 \end{aligned}$ | 2.7 to 3.6 | 3 | 18 |  | ns |
| $t_{\text {bbmv }}$ | $\begin{aligned} & \text { Break-Before-Make }{ }^{(5)} \\ & \left(\mathrm{V}_{\text {SIM }}\right) \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{SW} 1}=\mathrm{V}_{\mathrm{SW} 2}=1.5 \mathrm{~V} \\ & \text { Figure } 15 \end{aligned}$ | 2.7 to 3.6 | 3 | 12 |  | ns |
| Q | Charge Injection (DAT,CLK,RST) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{GEN}}=0 \Omega, \\ & \mathrm{~V}_{\mathrm{GEN}}=0 \mathrm{~V} \end{aligned}$ | 2.7 to 3.6 |  | 10 |  | pC |
| OIRR | Off Isolation (DAT,CLK,RST) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=10 \mathrm{MHz}$ <br> Figure 17 | 2.7 to 3.6 |  | -60 |  | dB |
| Xtalk | Non-Adjacent Channel Crosstalk <br> (DAT,CLK,RST) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=10 \mathrm{MHz}$ <br> Figure 18 | 2.7 to 3.6 |  | -60 |  | dB |
| BW | -3 db Bandwidth (DAT,CLK,RST) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ Figure 16 | 2.7 to 3.6 |  | 475 |  | MHz |

## Note:

5. Guaranteed by characterization.

## Capacitance

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Control Pin Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | 1.5 |  | pF |
| Cond | RST, CLK, DAT On Capacitance ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ <br> Figure 20 |  | 10 | 12 |  |
| Conv | $\mathrm{V}_{\text {SIM }}$ On Capacitance ${ }^{(6)}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ <br> Figure 20 |  | 110 | 150 |  |
| Coffd | RST, CLK, DAT Off Capacitance | $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$, Figure 19 |  | 3 |  |  |
| CofFV | $\mathrm{V}_{\text {SIM }}$ Off Capacitance | $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$, Figure 19 |  | 40 |  |  |

Note:
6. Guaranteed by characterization.

Typical Performance Characteristics


Figure 4. RoN Data Path


Figure 5. $\mathrm{R}_{\mathrm{ON}} \mathrm{V}_{\mathrm{SIM}}$

Frequency Response


Frequency (MHz)
$V_{C C}=2.7 \mathrm{~V}$
Figure 6. Off Isolation
Frequency Response


Frequency (MHz)
$\mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V}$
Figure 7. Crosstalk
Frequency Response


Frequency (MHz)
$C_{L}=5 \mathrm{pF}, \mathrm{V}_{\mathrm{C}}=2.7 \mathrm{~V}$
Figure 8. Bandwidth

## Test Diagrams


$\mathrm{R}_{\mathrm{ON}}=\mathrm{V}_{\mathrm{ON}} / \mathrm{I}_{\mathrm{ON}}$
Figure 9. On Resistance

$R_{L}$ and $C_{L}$ are functions of the application environment (see tables for specific values). $\mathrm{C}_{\mathrm{L}}$ includes test fixture and stray capacitance


Figure 10. Off Leakage


Figure 12. Turn-On / Turn-Off Waveforms

Figure 11. AC Test Circuit Load


Figure 13. Propagation Delay


Figure 14. Charge Injection

Test Diagrams (Continued)

$R_{L}$ and $C_{L}$ are functions of the application environment (see tables for specific values).
$\mathrm{C}_{\mathrm{L}}$ includes test fixture and stray capacitance.
Figure 15. Break-Before-Make Interval Timing


Figure 16. Bandwidth


Off isolation $=20 \log \left(\mathrm{~V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)$
Figure 17. Channel Off Isolation


Crosstalk $=20$ Log $\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathrm{IN}}\right)$
Figure 18. Non-Adjacent Channel-to-Channel Crosstalk


Figure 19. Channel Off Capacitance


Figure 20. Channel On Capacitance


NOTES:
A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
B. DIMENSIONS ARE IN MILLIMETERS.
C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
D DRAWING FILENAME: MKT-UMLP16ArevG.
E. TERMINAL SHAPE MAY VARY ACCORDING TO PACKAGE SUPPLIER, SEE TERMINAL SHAPE VARIANTS.


RECOMMENDED LAND PATTERN


DETAIL A SCALE 2:1

LEAD SHAPE AT PACKAGE EDGE




#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ON Semiconductor:
FSA2567MPX FSA2567UMX FSA2567UMX_F135 FSA2567UMX-F135


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

