74LVC2G240

Dual inverting buffer/line driver; 3-state

Rev. 10 — 1 November 2018

Product data sheet

1. General description

The 74LVC2G240 is a dual inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH level at pins nOE causes the outputs to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G240 as a translator in a mixed 3.3 V and 5 V environment.

It is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- · High noise immunity
- Complies with JEDEC standard:
- JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
- HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- ±24 mA output drive (V_{CC} = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Dual inverting buffer/line driver; 3-state

3. Ordering information

Table 1. Ordering information

Type number	Package	Package							
	Temperature range	Name	Description	Version					
74LVC2G240DP	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2					
74LVC2G240DC	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1					
74LVC2G240GT	-40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 × 1.95 × 0.5 mm	SOT833-1					
74LVC2G240GF	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.35 × 1 × 0.5 mm	SOT1089					
74LVC2G240GM	-40 °C to +125 °C	XQFN8	plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 × 1.6 × 0.5 mm	SOT902-2					
74LVC2G240GN	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.2 × 1.0 × 0.35 mm	SOT1116					
74LVC2G240GS	-40 °C to +125 °C	XSON8	extremely thin small outline package; no leads; 8 terminals; body 1.35 × 1.0 × 0.35 mm	SOT1203					


4. Marking

Table 2. Marking codes

Type number	Marking code [1]
74LVC2G240DP	V240
74LVC2G240DC	V40
74LVC2G240GT	V40
74LVC2G240GF	V2
74LVC2G240GM	V40
74LVC2G240GN	V2
74LVC2G240GS	V2

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram




Dual inverting buffer/line driver; 3-state

6. Pinning information

6.1. Pinning





6.2. Pin description

Table 3. Pin description

Symbol	Pin	Pin		
	SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT1116 and SOT1203	SOT902-2		
1 OE	1	7	output enable input 1 OE (active LOW)	
1A	2	6	data input	
2Y	3	5	data output	
GND	4	4	ground (0 V)	
2A	5	3	data input	
1Y	6	2	data output	
2 OE	7	1	output enable input 2OE (active LOW)	
V _{CC}	8	8	supply voltage	

Dual inverting buffer/line driver; 3-state

7. Functional description

Table 4. Function table

 $H = HIGH \text{ voltage level}; L = LOW \text{ voltage level}; X = don't care; Z = high-impedance OFF-state.}$

Input nOE	Output	
nŌE	nA	nY
L	L	Н
L	Н	L
Н	X	Z

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage	[1]	-0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Vo	output voltage	Enable mode [1]	-0.5	V _{CC} + 0.5	V
		Disable mode [1]	-0.5	+6.5	V
		Power-down mode; V _{CC} = 0 V [1]	-0.5	+6.5	V
I _O	output current	V _O = 0 V to V _{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$ [2]	-	300	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		1.65	5.5	V
VI	input voltage		0	5.5	V
V _O	output voltage	V _{CC} = 1.65 V to 5.5 V; Enable mode	0	V _{CC}	V
		V _{CC} = 1.65 V to 5.5 V; Disable mode	0	5.5	V
		V _{CC} = 0 V; Power-down mode	0	5.5	V
T _{amb}	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	-	20	ns/V
		V _{CC} = 2.7 V to 5.5 V	-	10	ns/V

^[2] For TSSOP8 packages: above 55 °C the value of P_{tot} derates linearly at 2.5 mW/K.
For VSSOP8 packages: above 110 °C the value of P_{tot} derates linearly at 8.0 mW/K.
For XSON8 and XQFN8 packages: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

Dual inverting buffer/line driver; 3-state

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
V _{IH}	HIGH-level input	V _{CC} = 1.65 V to 1.95 V	0.65V _{CC}	-	-	0.65V _{CC}	-	V
	voltage	V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}	-	-	0.7V _{CC}	-	V
V _{IL}	LOW-level input	V _{CC} = 1.65 V to 1.95 V	-	-	0.35V _{CC}	-	0.35V _{CC}	V
	voltage	V _{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3V _{CC}	-	0.3V _{CC}	V
V _{OL}	LOW-level output	V _I = V _{IH} or V _{IL}						
	voltage	I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V	-	-	0.1	-	0.1	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.45	-	0.70	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	-	0.3	-	0.45	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	-	0.4	-	0.60	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.55	-	0.80	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	-	0.55	-	0.80	V
V _{OH}	HIGH-level output	V _I = V _{IH} or V _{IL}				-	-	
	voltage	I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1	-	-	V _{CC} - 0.1	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	1.2	-	-	0.95	-	V
		I_{O} = -8 mA; V_{CC} = 2.3 V	1.9	-	-	1.7	-	V
		I _O = -12 mA; V _{CC} = 2.7 V	2.2	-	-	1.9	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	2.3	-	-	2.0	-	V
		I _O = -32 mA; V _{CC} = 4.5 V	3.8	-	-	3.4	-	V
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	±0.1	±1	-	±1	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_O = 5.5$ V or GND; $V_{CC} = 3.6$ V	-	±0.1	±2	-	±2	μΑ
I _{OFF}	power-off leakage current	$V_1 \text{ or } V_0 = 5.5 \text{ V}; V_{CC} = 0 \text{ V}$	-	±0.1	±2	-	±2	μΑ
I _{CC}	supply current	V _I = 5.5 V or GND; I _O = 0 A; V _{CC} = 1.65 V to 5.5 V	-	0.1	4	-	4	μΑ
ΔI _{CC}	additional supply current	per pin; $V_I = V_{CC} - 0.6 \text{ V}$; $I_O = 0 \text{ A}$; $V_{CC} = 2.3 \text{ V}$ to 5.5 V	-	5	500	-	500	μΑ
Cı	input capacitance		-	2	-	-	-	pF

^[1] Typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 $^{\circ}C.$

Dual inverting buffer/line driver; 3-state

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 8.

Symbol	Parameter	Conditions	T _{amb} = -40 °C to +85 °C			T _{amb} = -40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	
t _{pd}	propagation delay	nA to nY; see Fig. 6 [2]						
		V _{CC} = 1.65 V to 1.95 V	1.0	4.1	9.5	1.0	11.9	ns
		V _{CC} = 2.3 V to 2.7 V	0.5	2.6	5.2	0.5	6.5	ns
		V _{CC} = 2.7 V	1.0	3.0	5.5	1.0	6.9	ns
		V _{CC} = 3.0 V to 3.6 V	0.5	2.5	4.6	0.5	5.8	ns
		V _{CC} = 4.5 V to 5.5 V	0.5	2.0	4.0	0.5	5.0	ns
t _{en}	enable time	nOE to nY; see Fig. 7 [3]						
		V _{CC} = 1.65 V to 1.95 V	1.5	4.5	10.3	1.5	12.9	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.9	5.6	1.0	7.0	ns
		V _{CC} = 2.7 V	1.5	3.4	5.6	1.5	7.0	ns
		V _{CC} = 3.0 V to 3.6 V	0.5	2.5	4.7	0.5	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	0.5	2.0	3.8	0.5	4.8	ns
t _{dis}	disable time	nOE to nY; see Fig. 7 [4]						
		V _{CC} = 1.65 V to 1.95 V	1.0	3.5	11.6	1.0	14.1	ns
		V _{CC} = 2.3 V to 2.7 V	0.5	1.9	5.8	0.5	7.6	ns
		V _{CC} = 2.7 V	1.0	2.8	4.5	1.0	5.8	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.7	4.4	1.0	5.7	ns
		V _{CC} = 4.5 V to 5.5 V	0.5	1.9	3.4	0.5	4.6	ns
C _{PD}	power dissipation	per buffer; V_I = GND to V_{CC} [5]						
	capacitance	output enabled	-	18	-	-	-	pF
		output disabled	-	5	-	-	-	pF

^[1] Typical values are measured at nominal V_{CC} and at T_{amb} = 25 °C.

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

fo = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of outputs.

tpd is the same as tplH and tpHL


^[3] [4] t_{en} is the same as t_{PZH} and t_{PZL}

 t_{dis} is the same as t_{PLZ} and t_{PHZ}

^[5] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

Dual inverting buffer/line driver; 3-state


11.1. Waveforms and test circuit



Measurement points are given in <u>Table 9</u>.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 6. The data input (nA) to output (nY) propagation delays



Measurement points are given in Table 9.


Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 7. 3-state enable and disable times

Table 9. Measurement points

Supply voltage	Input	Output			
V _{CC}	V _M	V _M	V _X	V _Y	
1.65 V to 1.95 V	0.5 × V _{CC}	0.5 × V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V	
2.3 V to 2.7 V	0.5 × V _{CC}	0.5 × V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V	
2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	
3.0 V to 3.6 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	
4.5 V to 5.5 V	0.5 × V _{CC}	0.5 × V _{CC}	V _{OL} + 0.3 V	V _{OH} - 0.3 V	

Dual inverting buffer/line driver; 3-state



Test data is given in Table 10.

Definitions for test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig. 8. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Input	Load	Load		V _{EXT}		
V _{CC}	Vı	CL	R _L	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
1.65 V to 1.95 V	V_{CC}	30 pF	1 kΩ	open	GND	2 × V _{CC}	
2.3 V to 2.7 V	V _{CC}	30 pF	500 Ω	open	GND	2 × V _{CC}	
2.7 V	2.7 V	50 pF	500 Ω	open	GND	6 V	
3.0 V to 3.6 V	2.7 V	50 pF	500 Ω	open	GND	6 V	
4.5 V to 5.5 V	V _{CC}	50 pF	500 Ω	open	GND	2 × V _{CC}	

8 / 18

Dual inverting buffer/line driver; 3-state

12. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig. 9. Package outline SOT505-2 (TSSOP8)

Dual inverting buffer/line driver; 3-state




Fig. 10. Package outline SOT765-1 (VSSOP8)

10 / 18




Fig. 11. Package outline SOT833-1 (XSON8)




Fig. 12. Package outline SOT1089 (XSON8)




Fig. 13. Package outline SOT902-2 (XQFN8)




Fig. 14. Package outline SOT1116 (XSON8)




Fig. 15. Package outline SOT1203 (XSON8)

Dual inverting buffer/line driver; 3-state

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74LVC2G240 v.10	20181101	Product data sheet	-	74LVC2G240 v.9				
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type number 74LVC2G240GD (SOT996-2) removed. 							
74LVC2G240 v.9	20161215	Product data sheet	-	74LVC2G240 v.8				
Modifications:	• <u>Table 7</u> : The maximum limits for leakage current and supply current have changed.							
74LVC2G240 v.8	20130408	Product data sheet	-	74LVC2G240 v.7				
Modifications:	For type num	ber 74LVC2G240GD XSO	N8U has changed	to XSON8.				
74LVC2G240 v.7	20120622	Product data sheet	-	74LVC2G240 v.6				
Modifications:	For type num	ber 74LVC2G240GM the S	SOT code has cha	anged to SOT902-2.				
74LVC2G240 v.6	20111128	Product data sheet	-	74LVC2G240 v.5				
Modifications:	 Legal pages 	updated.						
74LVC2G240 v.5	20100915	Product data sheet	-	74LVC2G240 v.4				
74LVC2G240 v.4	20080229	Product data sheet	-	74LVC2G240 v.3				
74LVC2G240 v.3	20071005	Product data sheet	-	74LVC2G240 v.2				
74LVC2G240 v.2	20060728	Product data sheet	-	74LVC2G240 v.1				
74LVC2G240 v.1	20030311	Product specification	-	-				

Dual inverting buffer/line driver; 3-state

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVC2G240

All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2018. All rights reserved

Dual inverting buffer/line driver; 3-state

Contents

1.	General description	1
2.	Features and benefits	. 1
3.	Ordering information	2
4.	Marking	2
5.	Functional diagram	2
6.	Pinning information	3
6.1	. Pinning	3
6.2	. Pin description	3
7.	Functional description	. 4
8.	Limiting values	. 4
9.	Recommended operating conditions	4
10.	Static characteristics	5
11.	Dynamic characteristics	6
11.	Waveforms and test circuit	. 7
12.	Package outline	. 9
13.	Abbreviations	16
14.	Revision history	16
15.	Legal information	17

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 November 2018

[©] Nexperia B.V. 2018. All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

74LVC2G240DC-G 74LVC2G240DP-G 74LVC2G240GM-G 74LVC2G240GT-G