











**TPS54295** 

SLVSB01D-OCTOBER 2011-REVISED AUGUST 2016

# TPS54295 2-A Dual Channel Synchronous Step-Down Switcher With Integrated FET

#### Features

- D-CAP2™ Control Mode
  - Fast Transient Response
  - No External Parts Required For Loop Compensation
  - Compatible With Ceramic Output Capacitors
- Wide Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7 V
- Highly Efficient Integrated FETs Optimized for Low Duty Cycle Applications
  - 150 mΩ (High-Side) and 100 mΩ (Low-Side)
- High Initial Reference Accuracy
- Low-Side r<sub>DS(ON)</sub> Lossless Current Sensing
- Adjustable Soft Start
- Non-Sinking Prebiased Soft Start
- 700-kHz Switching Frequency
- Cycle-by-Cycle Overcurrent Limit Control
- OCL, OVP, UVP, UVLO, and TSD Protections
- Adaptive Gate Drivers With Integrated Boost PMOS Switch
- OCP Constant Due to Thermally Compensated r<sub>DS(ON)</sub> With 4000 ppm/°C
- 16-Pin HTSSOP, 16-pin VQFN
- Auto-Skip Eco-mode<sup>™</sup> for High Efficiency at Light Load

## **Applications**

- Point-of-Load Regulation in Low Power Systems for Wide Range of Applications
  - Digital TV Power Supplies
  - Networking Home Terminals
  - Digital Set Top Boxes (STB)
  - DVD Players and Recorders
  - Gaming Consoles and Other

## 3 Description

The TPS54295 is a dual, adaptive on-time D-CAP2 mode synchronous buck converter. The TPS54295 enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, and low standby current solution. The main control loops of the TPS54295 use the D-CAP2 mode control which provides a very fast transient response with no external compensation components. The adaptive ontime control supports seamless transition between PWM mode at higher load conditions and Eco-mode operation at light loads. Eco-mode allows the TPS54295 to maintain high efficiency during lighter load conditions. The TPS54295 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultralow ESR ceramic capacitors. The device provides convenient and efficient operation with input voltages from 4.5 V to 18 V.


The TPS54295 is available in a 4.4 mm x 5 mm 16pin HTSSOP (PWP) package and 4 mm x 4 mm 16pin VQFN (RSA) package, designed to operate at an ambient temperature range from -40°C to 85°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
TD054205	HTSSOP (16)	5.00 mm × 4.40 mm				
TPS54295	VQFN (16)	4.00 mm × 4.00 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Load Transient Response



**Page** 



## **Table of Contents**

1	Features 1	8	Application and Implementation	1
2	Applications 1		8.1 Application Information	1
3	Description 1		8.2 Typical Application	18
4	Revision History2	9	Power Supply Recommendations	19
5	Pin Configuration and Functions 4	10	Layout	19
6	Specifications5		10.1 Layout Guidelines	19
•	6.1 Absolute Maximum Ratings5		10.2 Layout Example	20
	6.2 ESD Ratings		10.3 Thermal Considerations	22
	6.3 Recommended Operating Conditions	11	Device and Documentation Support	23
	6.4 Thermal Information		11.1 Device Support	23
	6.5 Electrical Characteristics		11.2 Documentation Support	23
	6.6 Typical Characteristics		11.3 Receiving Notification of Documentation Upda	ates 23
7	Detailed Description 11		11.4 Community Resources	2
-	7.1 Overview		11.5 Trademarks	23
	7.2 Functional Block Diagram		11.6 Electrostatic Discharge Caution	23
	7.3 Feature Description		11.7 Glossary	23
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information	23

## 4 Revision History

Changes from Revision C (April 2013) to Revision D

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

•	Added Device Information table, Specifications section, ESD Ratings table, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
•	Deleted Ordering Information table; see POA at the end of the data sheet
•	Deleted Operating ambient temperature from Absolute Maximum Ratings table

•	Deleted Operating ambient temperature from Recommended Operating Conditions table	. 5
•	Changed Operating junction temperature maximum value from 150 to 125 in Recommended Operating Conditions table	5

CI	hanges from Revision B (December 2011) to Revision C	Page
•	Added the RSA-16 Pin package to the Ordering Information table	1
•	Changed the Description text to include the RSA package	1
•	Added the RSA-16 Pin package pin out	4
•	Added Figure 26	21

C	hanges from Revision A (October 2011) to Revision B	Page
•	Deleted MIN and MAX values from V <sub>VREG5</sub> specification	6
•	Deleted Line and Load regulation specs from V <sub>REG5</sub> specification	6
•	Added "Ensured by design. Not production tested" annotation to specifications for MOSFETs, ON-TIME TIMER CONTROI, and SOFT START	6
•	Deleted MIN and MAX values from V <sub>UVREG5</sub> specification	6
•	Added "VIN = 12 V, T <sub>A</sub> = 25°C (unless otherwise noted)" to Typical Characteristics conditions statement	8






CI	Changes from Original (October 2011) to Revision A		
•	Added indication for not production tested parameters	6	
•	Added Over/Under Voltage Protection Description	14	



## 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN		0/1	DESCRIPTION	
NAME	HTSSOP	VQFN	1/0		
EN1	5	7		Enable Dull high to enable the corresponding (4 or 2) converter	
EN2	12	14	'	able. Pull high to enable the corresponding (1 or 2) converter.	
GND	8	10	I/O	Signal GND. Connect sensitive SSx and VFBx returns to GND at a single point.	
PGND1	4	6	I/O	Cround returns for law side MOSEETs, Input of current compositor	
PGND2	13	15	1/0	Ground returns for low-side MOSFETs. Input of current comparator.	
SS1	6	8	0	Coff start and are arrived in the Comment of the Co	
SS2	11	13	0	Soft-start programming pin. Connect capacitor from SSx pin to GND to program soft-start	
SW1	3	5	I/O	witch node connections for both the high-side NFETs and low-side NFETs. Input of current	
SW2	14	16	1/0	comparator.	
VBST1	2	14		Supply input for high-side NFET gate drive circuit. Connect a 0.1-µF ceramic capacitor between	
VBST2	15	1	'	VBSTx and SWx pins. An internal diode is connected between VREG5 and VBSTx.	
VFB1	7	9		D CADO feedback in the Connect to extend welfer a with reciptor divides	
VFB2	10	12	'	D-CAP2 feedback inputs. Connect to output voltage with resistor divider.	
VIN1	1	3		Power inputs and connects to both high-side NFET drains. Supply Input for 5.5-V linear	
VIN2	16	2	'	regulator.	
VREG5	9	11	0	Output of 5.5-V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least $\mu$ F. VREG5 is active when VIN1 is added.	
Thermal Pad	_	_	_	Thermal pad of the package. Must be soldered to ground to achieve appropriate dissipation. Must be connected to GND.	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	VIN1, VIN2, EN1, EN2	-0.3	20	
	VBST1, VBST2	-0.3	26	
	VBST1, VBST2 (10-ns transient)	-0.3	28	
Input voltage	VBST1 - SW1 , VBST2 - SW2	-0.3	6.5	V
	VFB1, VFB2	-0.3	6.5	
	SW1, SW2	-2	20	
	SW1, SW2 (10-ns transient)	-3	22	
Output valta na	VREG5, SS1, SS2	-0.3	6.5	V
Output voltage	PGND1, PGND2	-0.3	0.3	
Junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
\/	Flootrootatio dia sharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply input voltage	VIN1, VIN2	4.5	18	V
	VBST1, VBST2	-0.1	24	
	VBST1, VBST2 (10-ns transient)	-0.1	27	
	VBST1 - SW1, VBST2 - SW2	-0.1	5.7	
Input voltage	VFB1, VFB2	-0.1	5.7	V
	EN1, EN2	-0.1	18	
	SW1, SW2	-1	18	
	SW1, SW2 (10-ns transient)	-3	21	
	VREG5, SS1, SS2	-0.1	5.7	
Output voltage	PGND1, PGND2	-0.1	0.1	V
	VO1, VO2	0.76	7	
T <sub>J</sub> Operating Junction Temper	ature	-40	125	°C

<sup>(2)</sup> All voltages are with respect to IC GND terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		TPS5		
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	RSA (VQFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.5	34.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.1	40	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.8	11.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	20.6	11.3	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.7	3.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

over recommended free-air temperature range,  $V_{IN}$  = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		'		'	
I <sub>IN</sub>	VINx supply current	$T_A = 25$ °C, $V_{EN1} = V_{EN2} = 5$ V, $V_{VFB1} = V_{VFB2} = 0.8$ V		1300	2000	μΑ
I <sub>VINSDN</sub>	VINx shutdown current	$T_A = 25^{\circ}C$ , $V_{EN1} = V_{EN2} = 0 \text{ V}$		80	150	μΑ
FEEDBA	CK VOLTAGE		•		· '	
$V_{VFBTHLx}$	VFBx threshold voltage	$T_A = 25$ °C, $V_{CH1} = 3.3$ V, $V_{CH2} = 1.5$ V	758	765	773	mV
TC <sub>VFBx</sub>	Temperature coefficient	On the basis of 25°C <sup>(1)</sup>	-115		115	ppm/°C
I <sub>VFBx</sub>	VFBx Input Current	V <sub>VFBx</sub> = 0.8 V, T <sub>A</sub> = 25°C	-0.35	0.2	0.35	μA
VREG5 O	UTPUT		•		· '	
V <sub>VREG5</sub>	VREG5 output voltage	$T_A = 25$ °C, 6 V < $V_{IN}$ 1 < 18 V, $I_{VREG5} = 5$ mA		5.5		V
I <sub>VREG5</sub>	Output current	$V_{IN}1 = 6 \text{ V}, V_{VREG5} = 4 \text{ V}, T_A = 25^{\circ}\text{C}^{(1)}$		75		mA
MOSFETS	S		•		· '	
r <sub>DS(ON)H</sub>	High-side switch resistance	$T_A = 25^{\circ}C$ , $V_{VBSTx} - V_{SWx} = 5.5 V^{(1)}$		150		mΩ
r <sub>DS(ON)L</sub>	Low-side switch resistance	$T_A = 25^{\circ}C^{(1)}$		100		mΩ
ON-TIME	TIMER CONTROL	,	•		'	
T <sub>ON1</sub>	SW1 ON time	V <sub>SW1</sub> = 12 V, V <sub>OUT</sub> 1 = 1.2 V		165		ns
T <sub>ON2</sub>	SW2 ON time	V <sub>SW2</sub> = 12 V, V <sub>OUT</sub> 2 = 1.2 V		165		ns
T <sub>OFF1</sub>	SW1 minimum OFF time	$T_A = 25^{\circ}C$ , $V_{VFB1} = 0.7 V^{(1)}$		220		ns
T <sub>OFF2</sub>	SW2 minimum OFF time	$T_A = 25^{\circ}C$ , $V_{VFB2} = 0.7 V^{(1)}$		220		ns
SOFT ST	ART		•		· '	
I <sub>SSC</sub>	SSx charge current	V <sub>SSx</sub> = 0.5 V, T <sub>A</sub> = 25°C	-8.4	-8	-7.6	μA
		On the basis of 25°C <sup>(1)</sup> (PWP)	-4		3	1.00
TC <sub>ISSC</sub>	I <sub>SSC</sub> temperature coefficient	On the basis of 25°C <sup>(1)</sup> (RSA)	-4		5	nA/°C
I <sub>SSD</sub>	SSx discharge current	V <sub>SSx</sub> = 0.5 V	3	7	10	mA
UVLO		,	"			
		VREG5 rising		3.83		
$V_{UVREG5}$	VREG5 UVLO threshold	Hysteresis		0.6		V
LOGIC TI	HRESHOLDS		+			
V <sub>ENxH</sub>	ENx H-level threshold voltage		2			V
V <sub>ENxL</sub>	ENx L-level threshold voltage				0.4	V
R <sub>ENx_IN</sub>	ENx input resistance	V <sub>ENx</sub> = 12 V	225	450	900	kΩ
CURREN	•		1		ļ	
I <sub>OCL</sub>	Current limit	$L_{OUT} = 2.2  \mu H^{(1)}$	2.7	3.9	4.5	Α

<sup>(1)</sup> Ensured by design. Not production tested.



## **Electrical Characteristics (continued)**


over recommended free-air temperature range,  $V_{IN} = 12 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
OUTPUT	UNDERVOLTAGE AND OVERVO	LTAGE PROTECTION (UVP, OVP)						
V <sub>OVP</sub>	Output OVP trip threshold	measured on VFBx	115%	120%	125%			
T <sub>OVPDEL</sub>	Output OVP prop delay			3	10	μs		
V <sub>UVP</sub>	Output UVP trip threshold	measured on VFBx	63%	68%	73%			
T <sub>UVPDEL</sub>	Output UVP delay time			1.5		ms		
T <sub>UVPEN</sub>	Output UVP enable delay	UVP enable delay and soft-start time	× 1.4	× 1.7	× 2			
THERMAL SHUTDOWN								
The second about decree the second at		Shutdown temperature <sup>(1)</sup>		155		00		
$T_{SD}$	Thermal shutdown threshold	Hysteresis (1)		25		°C		

# TEXAS INSTRUMENTS

## 6.6 Typical Characteristics

One output is enabled unless otherwise noted.  $V_1 = V_{IN}1$  or  $V_{IN}2$ .  $V_{IN} = 12$  V,  $T_A = 25$ °C (unless otherwise noted).




Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

One output is enabled unless otherwise noted.  $V_I = V_{IN}1$  or  $V_{IN}2$ .  $V_{IN} = 12$  V,  $T_A = 25$ °C (unless otherwise noted).






Figure 8. Efficiency vs Output Current




Figure 9. Efficiency vs Output Current





Figure 10. Efficiency vs Output Current






Figure 12. Switching Frequency vs Input Voltage

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

One output is enabled unless otherwise noted.  $V_1 = V_{IN}1$  or  $V_{IN}2$ .  $V_{IN} = 12$  V,  $T_A = 25$ °C (unless otherwise noted).




Figure 15. Switching Frequency vs Output Current

Submit Documentation Feedback

Copyright © 2011–2016, Texas Instruments Incorporated




## 7 Detailed Description

#### 7.1 Overview

The TPS54295 is a 2-A and 2-A, dual synchronous step-down (buck) converter with two integrated N-channel MOSFETs for each channel. It operates using D-CAP2 control mode. The fast transient response of D-CAP2 control reduces the required output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.



## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



#### 7.3 Feature Description

#### 7.3.1 PWM Operation

The main control loop of the TPS54295 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 control mode. D-CAP2 control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal timer expires. This timer is set by the converter's input voltage  $(V_{IN}x)$  and the output voltage  $(V_{OUT}x)$  to maintain a pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR induced output ripple from D-CAP control.

#### 7.3.2 PWM Frequency and Adaptive On-Time Control

TPS54295 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54295 runs with a pseudo-fixed frequency of 700 kHz by using the input voltage and output voltage to set the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is  $V_{OUT}x / V_{IN}x$ , the frequency is constant.

#### 7.3.3 Auto-Skip Eco-Mode Control

The TPS54295 is designed with auto-skip Eco-mode to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current also reduces and eventually comes to the point where its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost half as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with smaller load current to the nominal output voltage. The transition point to the light load operation current (I<sub>OUT(LL)</sub>x) can be estimated with Equation 1 with 700 kHz used as f<sub>SW</sub>.

$$I_{OUT(LL)}x = \frac{1}{2 \times L1x \times f_{SW}} \times \frac{(V_{IN}x - V_{OUT}x) \times V_{OUT}x}{V_{IN}x}$$
(1)

#### 7.3.4 Soft Start and Prebiased Soft Start

The soft-start time is adjustable. When the ENx pin becomes high,  $8-\mu A$  current begins charging the capacitor which is connected from the SSx pin to GND. Smooth control of the output voltage is maintained during start-up. Calculate the slow-start time with Equation 2. VFBx voltage is 0.765 V and SSx pin source current is  $8 \mu A$ .

$$T_{SS}(ms) = \frac{C4x(nF) \times VFBx(V)}{I_{SS}(\mu A)} = \frac{C4x(nF) \times 0.765 \text{ V}}{8 \mu A}$$
(2)

The TPS54295 contains a unique circuit to prevent current from being pulled from the output during start-up if the output is prebiased. When the soft start commands a voltage higher than the prebias level (internal soft start becomes greater than internal feedback voltage), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by 1 - D, where D is the duty cycle of the converter. This scheme prevents the initial sinking of the prebiased output, and ensures that the output voltage starts and ramps up smoothly into regulation from prebiased start-up to normal mode operation.

## 7.3.5 Overcurrent Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detection control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SWx and PGNDx pins. This voltage is proportional to the switch current and the on-resistance of the FET. To improve the measurement accuracy, the voltage sensing is temperature compensated.



#### **Feature Description (continued)**

During the ON time of the high-side FET switch, the switch current increases at a linear rate determined by  $V_{IN}x$ ,  $V_{OUT}x$ , the ON time, and the output inductor value. During the ON time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current ( $I_{OUT}x$ ). If the sensed voltage on the low-side FET is above the voltage proportional to the current limit, the converter keeps the low-side switch on until the measured voltage falls below the voltage corresponding to the current limit and a new switching cycle begins. In subsequent switching cycles, the on-time is set to the value determined for CCM and the current is monitored in the same manner.

Following are some important considerations for this type of overcurrent protection. The load current is one half of the peak-to-peak inductor current higher than the overcurrent threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the overcurrent condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

#### 7.3.6 Overvoltage and Undervoltage Protection

TPS54295 monitors the resistor divided feedback voltage to detect overvoltage and undervoltage. If the feedback voltage is higher than 120% of the reference voltage, the OVP comparator output goes high and the circuit latches both the high-side MOSFET driver and the low-side MOSFET driver off. When the feedback voltage is lower than 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1.5 ms, TPS54295 latches OFF both the high-side MOSFET and the low-side MOSFET drivers. This function is enabled approximately 1.7 times the soft-start time after power on. The OVP and UVP latch off is reset when EN is toggled.

#### 7.3.7 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower than the UVLO threshold, the TPS54295 shuts down. As soon as the voltage increases above the UVLO threshold, the converter starts again.

#### 7.3.8 Thermal Shutdown

TPS54295 monitors its temperature. If the temperature exceeds the threshold value (typically 155°C), the device shuts down. When the temperature falls below the threshold, the IC starts again.

When VIN1 starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is lower than 155°C. As long as VIN1 rises,  $T_J$  must be kept below 110°C.

#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS54295 can operate in the normal switching modes. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS54295 operates at a quasi-fixed frequency of 700 kHz while  $V_{OUT}1 = V_{OUT}2 = 3.3 \text{ V}$ .

#### 7.4.2 Eco-Mode Operation

When the TPS54295 is in the normal CCM operating mode and the switch current falls to 0 A, the TPS54295 begins operating in pulse skipping Eco-mode. Each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the VFB voltage falls below the Eco-mode threshold voltage. As the output current decreases, the perceived time between switching pulses increases.

#### 7.4.3 Standby Operation

When the TPS54295 is operating in either normal CCM or Eco-mode, it may be placed in standby mode by asserting the EN pin low.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS54295 is a typical step-down DC-DC converter. The device typically is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A.

## 8.2 Typical Application




Figure 16. Schematic Diagram for the Design Example

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**Table 1. Design Parameters** 

PARAMETER	EXAMPLE VALUE
Input voltage	4.5 V to 18 V
Output voltage	1.05 V and 1.8 V
Transient response (1.5-A load step)	$\Delta V_{OUT} = \pm 5\%$
Input ripple voltage	400 mV
Output ripple voltage	30 mV
Output current rating	2 A
Operating frequency	700 kHz



#### 8.2.2 Detailed Design Procedure

This section presents a simplified design process and guidelines for component selection. Alternatively the WEBENCH® software may be used to generate a complete design. WEBENCH uses an iterative design procedure and accesses a comprehensive database of components when generating a design.

To begin the design process, determine the following application parameters:

- Input voltage
- Output voltage
- Output current

In all formulas *x* is used to indicate that they are valid for both converters. For the calculations the estimated switching frequency of 700 kHz is used.

#### 8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFBx pin. TI recommends 1% tolerance or better divider resistors. Start by using Equation 3 to calculate  $V_{OUT}x$ .

To improve the efficiency at very light loads consider using larger value resistors, but resistance values that are too high make the device susceptible to noise and voltage errors due to the VFBx input current being more noticeable.

$$V_{OUT}x = 0.765 \text{ V} \times \left(1 + \frac{\text{R1x}}{\text{R2x}}\right)$$
(3)

#### 8.2.2.2 Output Filter Selection

The output filter used with the TPS54295 is an LC circuit. This LC filter has a double pole at:

$$F_{P} = \frac{1}{2\pi\sqrt{L1x \times C1x}} \tag{4}$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS545295. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

**Table 2. Recommended Component Values** 

OUTPUT VOLTAGE (V)	R1x (kΩ)	<b>R2x (kΩ)</b>	C <sub>FF</sub> x (pF) <sup>(1)</sup>	L1x (µH)	C2x (µF)
1	6.81	22.1	_	1 to 1.5	22 to 68
1.05	8.25	22.1	_	1 to 1.5	22 to 68
1.2	12.7	22.1	_	1 to 1.5	22 to 68
1.5	21.5	22.1	_	1.5	22 to 68
1.8	30.1	22.1	5 to 22	1.5	22 to 68
2.5	49.9	22.1	5 to 22	2.2	22 to 68
3.3	73.2	22.1	5 to 22	2.2	22 to 68
5	124	22.1	5 to 22	3.3	22 to 68

(1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor ( $C_{FF}$ ) in parallel with R1.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6, and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.



For the calculations, use 700 kHz as the switching frequency (f<sub>SW</sub>). Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$\Delta I_{L1x} = \frac{V_{OUT}x}{V_{IN(MAX)}x} \times \frac{V_{IN(MAX)}x - V_{OUT}x}{L1x \times f_{SW}}$$
(5)

$$I_{L1xpeak} = I_{OUT}x + \frac{\Delta I_{L1x}}{2}$$
 (6)

$$I_{L1x(RMS)} = \sqrt{I_{OUT}x^2 + \frac{1}{12}\Delta I_{L1x}^2}$$
 (7)

For this design example, the calculated peak current is 2.46 A and the calculated RMS current is 2.02 A for  $V_{OUT}1$ . The inductor used has a rated current of 7.3 A based on the inductance change and of 4.9 A based on the temperature rise.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54295 is intended for use with ceramic or other low ESR capacitors. TI recommends a value from 22  $\mu$ F to 68  $\mu$ F. Use Equation 8 to determine the required RMS current rating for the output capacitors.

$$I_{C2x(RMS)} = \frac{V_{OUT}x \times (V_{IN}x - V_{OUT}x)}{\sqrt{12} \times V_{IN}x \times L1x \times f_{SW}}$$
(8)

For this design two 22- $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.19 A and each output capacitor is rated for 4 A.

#### 8.2.2.3 Input Capacitor Selection

The TPS54295 requires an input decoupling capacitor and a bulk capacitor may be required depending on the application. TI recommends a ceramic capacitor of at least 10 µF for the decoupling capacitor. Additionally, TI recommends 0.1-µF ceramic capacitors from VIN1 and VIN2 to ground to improve the stability and reduce the SWx node overshoots. The capacitors' voltage rating must be greater than the maximum input voltage.

#### 8.2.2.4 Bootstrap Capacitor Selection


A 0.1-µF ceramic capacitor must be connected between the VBSTx and SWx pins for proper operation. TI recommends ceramic capacitors with a dielectric of X5R or better.

#### 8.2.2.5 VREG5 Capacitor Selection


A 1- $\mu$ F ceramic capacitor must be connected between the VREG5 and GND pins for proper operation. TI recommends a ceramic capacitor with a dielectric of X5R or better.

# TEXAS INSTRUMENTS

#### 8.2.3 Application Curves







## 9 Power Supply Recommendations

The TPS54295 is designed to operate with an input voltage supply from 4.5 V to 18 V. This input power supply must be well regulated. Bulk capacitance may be required in addition to the ceramic bypass capacitors if the input supply is placed more than a few inches from the device. A 47-µF electrolytic capacitor is a typical choice.


## 10 Layout

#### 10.1 Layout Guidelines

- 1. Keep the input current loop as small as possible. And avoid the input switching current through the thermal pad.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching currents to flow under the device.
- 6. Keep the pattern lines for VINx and PGNDx broad.
- 7. Exposed pad of device must be soldered to PGND.
- 8. VREG5 capacitor must be placed near the device, and connected to GND.
- 9. Output capacitors must be connected with a broad pattern to the PGND.
- 10. Voltage feedback loops must be as short as possible, and preferably with ground shields.
- 11. Kelvin connections must be brought from the output to the feedback pin of the device.
- Providing sufficient vias is preferable for VIN, SW, and PGND connections.
- 13. PCB pattern for VIN, SW, and PGND must be as broad as possible.
- 14. VIN capacitor must be placed as near as possible to the device.



#### 10.2 Layout Example



## O Via to GND Plane

- Blue parts can be placed on the bottom side
- Connect the SWx pins through another layer with the indcutor (yellow line)

Figure 25. TPS54295 PWP Package Layout

Submit Documentation Feedback



## **Layout Example (continued)**




Figure 26. TPS54295 RSA Package Layout



#### 10.3 Thermal Considerations

This 16-pin PWP package incorporates an exposed thermal pad. The thermal pad must be soldered directly to the printed-circuit board (PCB). After soldering, the PCB is used as a heat sink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heat sink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, see *PowerPAD Thermally Enhanced Package* and *PowerPAD Made Easy*.

The exposed thermal pad dimensions for this package are shown in Figure 27.




Figure 27. Thermal Pad Dimensions



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

WEBENCH tools http://www.ti.com/lsds/ti/analog/webench/overview.page

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- PowerPAD Thermally Enhanced Package (SLMA002)
- PowerPAD Made Easy (SLMA004)

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

D-CAP2, Eco-mode, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54295PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54295	Samples
TPS54295PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54295	Samples
TPS54295RSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 54295	Samples
TPS54295RSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 54295	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2018

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficulties are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54295PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS54295RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS54295RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 11-Aug-2018



#### \*All dimensions are nominal

ı	7 III GIITTOTOTOTO GEO TIOTITIGA							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS54295PWPR	HTSSOP	PWP	16	2000	367.0	367.0	35.0
	TPS54295RSAR	QFN	RSA	16	3000	367.0	367.0	35.0
	TPS54295RSAT	QFN	RSA	16	250	210.0	185.0	35.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# RSA (S-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No—leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



## RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES:

A. All linear dimensions are in millimeters



# RSA (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated