

8K ISP FLASH MCU Family

Analog Peripherals

10 or 12-Bit SAR ADC

- 12-bit (C8051F040/1) or 10-bit (C8051F042/3/4/5/6/7) resolution
- ± 1 LSB INL, guaranteed no missing codes
- Programmable throughput up to 100 ksps
- 13 External Inputs; single-ended or differential SW programmable high voltage difference amplifier
- Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5
- Data-dependent windowed interrupt generator
- Built-in temperature sensor
- 8-bit SAR ADC (C8051F040/1/2/3 only)
 - Programmable throughput up to 500 ksps
 - 8 External Inputs, single-ended or differential
 - Programmable amplifier gain: 4, 2, 1, 0.5
- Two 12-bit DACs (C8051F040/1/2/3 only)
- Can synchronize outputs to timers for jitter-free waveform generation
- **Three Analog Comparators**
- Programmable hysteresis/response time
- Voltage Reference

Precision V_{DD} Monitor/Brown-Out Detector

- On-Chip JTAG Debug & Boundary Scan
- On-chip debug circuitry facilitates full- speed, nonintrusive in-circuit/in-system debugging
- Provides breakpoints, single-stepping, watchpoints, stack monitor; inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets
- IEEE1149.1 compliant boundary scan
- Complete development kit

High-Speed 8051 µC Core

- Pipelined instruction architecture; executes 70% of instruction set in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- 20 vectored interrupt sources

Memorv

- 4352 bytes internal data RAM (4 k + 256)
- 64 kB (C8051F040/1/2/3/4/5) or 32 kB (C8051F046/7) Flash; in-system programmable in 512-byte sectors
- External 64 kB data memory interface (programmable multiplexed or non-multiplexed modes)

Digital Peripherals

- 8 byte-wide port I/O (C8051F040/2/4/6); 5 V tolerant
- 4 byte-wide port I/O (C8051F041/3/5/7); 5 V tolerant
- Bosch Controller Area Network (CAN 2.0B), hardware SMBus[™] (I²C[™] Compatible), SPI[™], and two UART serial ports available concurrently
- Programmable 16-bit counter/timer array with 6 capture/compare modules
- 5 general purpose 16-bit counter/timers
- Dedicated watch-dog timer: bi-directional reset pin Clock Sources
- Internal calibrated programmable oscillator: 3 to 24.5 MHz
- External oscillator: crystal, RC, C, or clock
- Real-time clock mode using Timer 2. 3. 4. or PCA

Supply Voltage: 2.7 to 3.6 V

- Multiple power saving sleep and shutdown modes 100-Pin and 64-Pin TQFP Packages Available
- Temperature Range: -40 to +85 °C






Table of Contents

1.	System Overview	19
	1.1. CIP-51™ Microcontroller Core	
	1.1.1. Fully 8051 Compatible	
	1.1.2. Improved Throughput	
	1.1.3. Additional Features	
	1.2. On-Chip Memory	
	1.3. JTAG Debug and Boundary Scan	
	1.4. Programmable Digital I/O and Crossbar	
	1.5. Programmable Counter Array	
	1.6. Controller Area Network	
	1.7. Serial Ports	31
	1.8. 12/10-Bit Analog to Digital Converter	
	1.9. 8-Bit Analog to Digital Converter (C8051F040/1/2/3 Only)	
	1.10.Comparators and DACs	
2.	Absolute Maximum Ratings	35
3.	Global DC Electrical Characteristic	36
4.	Pinout and Package Definitions	37
5.	12-Bit ADC (ADC0, C8051F040/1 Only)	47
	5.1. Analog Multiplexer and PGA	47
	5.1.1. Analog Input Configuration	48
	5.2. High-Voltage Difference Amplifier	52
	5.3. ADC Modes of Operation	
	5.3.1. Starting a Conversion	54
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	
	5.4. ADC0 Programmable Window Detector	
6.	10-Bit ADC (ADC0, C8051F042/3/4/5/6/7 Only)	
	6.1. Analog Multiplexer and PGA	
	6.1.1. Analog Input Configuration	
	6.2. High-Voltage Difference Amplifier	
	6.3. ADC Modes of Operation	
	6.3.1. Starting a Conversion	
	6.3.2. Tracking Modes	
	6.3.3. Settling Time Requirements	
	6.4. ADC0 Programmable Window Detector	
7.	8-Bit ADC (ADC2, C8051F040/1/2/3 Only)	
	7.1. Analog Multiplexer and PGA	
	7.2. ADC2 Modes of Operation	
	7.2.1. Starting a Conversion	
	7.2.2. Tracking Modes	
	7.2.3. Settling Time Requirements	
	7.3. ADC2 Programmable Window Detector	
	7.3.1. Window Detector in Single-Ended Mode	00



	7.3.2. Window Detector in Differential Mode	102
8	DACs, 12-Bit Voltage Mode (C8051F040/1/2/3 Only)	
0.	8.1. DAC Output Scheduling	
	8.1.1. Update Output On-Demand	106
	8.1.2. Update Output Based on Timer Overflow	
	8.2. DAC Output Scaling/Justification	
9.	Voltage Reference (C8051F040/2/4/6)	
	Voltage Reference (C8051F041/3/5/7)	
	. Comparators	
	11.1.Comparator Inputs	123
12	CIP-51 Microcontroller	127
	12.1.Instruction Set	
	12.1.1.Instruction and CPU Timing	129
	12.1.2.MOVX Instruction and Program Memory	129
	12.2.Memory Organization	
	12.2.1.Program Memory	133
	12.2.2.Data Memory	134
	12.2.3.General Purpose Registers	
	12.2.4.Bit Addressable Locations	134
	12.2.5.Stack	
	12.2.6.Special Function Registers	
	12.2.7.Register Descriptions	
	12.3.Interrupt Handler	
	12.3.1.MCU Interrupt Sources and Vectors	
	12.3.2.External Interrupts	
	12.3.3.Interrupt Priorities	
	12.3.4.Interrupt Latency	
	12.3.5.Interrupt Register Descriptions	
	12.4.Power Management Modes	
	12.4.1.Idle Mode	
	12.4.2.Stop Mode	
13	Reset Sources	
	13.1.Power-On Reset	
	13.2.Power-Fail Reset	
	13.3.External Reset	
	13.4.Missing Clock Detector Reset	
	13.5.Comparator0 Reset	167
	13.6.External CNVSTR0 Pin Reset	
	13.7.Watchdog Timer Reset	167
	13.7.1.Enable/Reset WDT	
	13.7.2.Disable WDT	
	13.7.3.Disable WDT Lockout	
_	13.7.4.Setting WDT Interval	
14	Oscillators	
	14.1.Programmable Internal Oscillator	173



14.2.External Oscillator Drive Circuit	175
14.3.System Clock Selection	
14.4.External Crystal Example	
14.5.External RC Example	
14.6.External Capacitor Example	
15. Flash Memory	
15.1.Programming The Flash Memory	
15.2.Non-volatile Data Storage	
15.3.Security Options	
15.3.1.Summary of Flash Security Options	
16. External Data Memory Interface and On-Chip XRAM	
16.1.Accessing XRAM	
16.1.1.16-Bit MOVX Example	
16.1.2.8-Bit MOVX Example	
16.2.Configuring the External Memory Interface	188
16.3.Port Selection and Configuration	188
16.4.Multiplexed and Non-multiplexed Selection	
16.4.1.Multiplexed Configuration	
16.4.2.Non-multiplexed Configuration	
16.5.Memory Mode Selection	
16.5.1.Internal XRAM Only	
16.5.2.Split Mode without Bank Select	
16.5.3.Split Mode with Bank Select	
16.5.4. External Only	
16.6.Timing	
16.6.1.Non-multiplexed Mode	
16.6.2.Multiplexed Mode	
17. Port Input/Output	
17.1.Ports 0 through 3 and the Priority Crossbar Decoder	
17.1.1.Crossbar Pin Assignment and Allocation	
17.1.2.Configuring the Output Modes of the Port Pins	
17.1.3.Configuring Port Pins as Digital Inputs	
17.1.4.Weak Pullups	
17.1.5.Configuring Port 1, 2, and 3 Pins as Analog Inputs	
17.1.6.External Memory Interface Pin Assignments	
17.1.7.Crossbar Pin Assignment Example	
17.2.Ports 4 through 7	
17.2.1.Configuring Ports Which are Not Pinned Out	. 221
17.2.2.Configuring the Output Modes of the Port Pins	
17.2.3.Configuring Port Pins as Digital Inputs	
17.2.4.Weak Pullups	
17.2.5.External Memory Interface	. 221
18. Controller Area Network (CAN0)	
18.1.Bosch CAN Controller Operation	
18.1.1.CAN Controller Timing	
-	



18	.1.2.Example Timing Calculation for 1 Mbit/Sec Communication	229
	CAN Registers	
18	2.1.CAN Controller Protocol Registers	231
18	.2.2.Message Object Interface Registers	231
	2.3.Message Handler Registers	
18	2.4.CIP-51 MCU Special Function Registers	232
	.2.5. Using CAN0ADR, CAN0DATH, and CANDATL to Access CAN Regis	
	232	
18	.2.6.CAN0ADR Autoincrement Feature	232
	m Management BUS/I ² C BUS (SMBUS0)	
	Supporting Documents	
	SMBus Protocol	
	.2.1.Arbitration	
	.2.2.Clock Low Extension	
	.2.3.SCL Low Timeout	
	.2.4.SCL High (SMBus Free) Timeout	
19.3.5	SMBus Transfer Modes	242
	.3.1.Master Transmitter Mode	
	.3.2.Master Receiver Mode	
	.3.3.Slave Transmitter Mode	
	.3.4.Slave Receiver Mode	
	SMBus Special Function Registers	
	.4.1.Control Register	
	.4.2.Clock Rate Register	
	.4.3.Data Register	
	.4.4.Address Register	
	.4.5.Status Register	
	nced Serial Peripheral Interface (SPI0)	
	Signal Descriptions	
	.1.1.Master Out, Slave In (MOSI)	
	.1.2.Master In, Slave Out (MISO)	
	.1.3.Serial Clock (SCK)	
	.1.4.Slave Select (NSS)	
	SPI0 Master Mode Operation	
	SPI0 Slave Mode Operation	
	SPI0 Interrupt Sources	
	Serial Clock Timing	
	SPI Special Function Registers	
21.UAR1		
	JART0 Operational Modes	266
	.1.1.Mode 0: Synchronous Mode	
	.1.2.Mode 1: 8-Bit UART, Variable Baud Rate	
	.1.3.Mode 2: 9-Bit UART, Fixed Baud Rate	
	.1.4.Mode 3: 9-Bit UART, Variable Baud Rate	
	Aultiprocessor Communications	



21.3.Configuration of a Masked Address	271
21.4.Broadcast Addressing	271
21.5. Frame and Transmission Error Detection	272
22.UART1	277
22.1.Enhanced Baud Rate Generation	278
22.2.Operational Modes	279
22.2.1.8-Bit UART	279
22.2.2.9-Bit UART	280
22.3.Multiprocessor Communications	281
23. Timers	
23.1.Timer 0 and Timer 1	
23.1.1.Mode 0: 13-bit Counter/Timer	289
23.1.2.Mode 1: 16-bit Counter/Timer	290
23.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload	291
23.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	292
23.2.Timer 2, Timer 3, and Timer 4	
23.2.1.Configuring Timer 2, 3, and 4 to Count Down	297
23.2.2.Capture Mode	
23.2.3.Auto-Reload Mode	299
23.2.4.Toggle Output Mode	300
24. Programmable Counter Array	
24.1.PCA Counter/Timer	
24.2.Capture/Compare Modules	
24.2.1.Edge-triggered Capture Mode	
24.2.2.Software Timer (Compare) Mode	
24.2.3.High-Speed Output Mode	
24.2.4.Frequency Output Mode	
24.2.5.8-Bit Pulse Width Modulator Mode	
24.2.6.16-Bit Pulse Width Modulator Mode	
24.3.Register Descriptions for PCA0	
25. JTAG (IEEE 1149.1)	319
	320
25.1.1.EXTEST Instruction	
25.1.2.SAMPLE Instruction	
25.1.3.BYPASS Instruction	
25.1.4.IDCODE Instruction	
25.2.Flash Programming Commands	
25.3.Debug Support	
Document Change List	
Contact Information	328



NOTES:



List of Figures

1.	System Overview	
	Figure 1.1. C8051F040/2 Block Diagram	21
	Figure 1.2. C8051F041/3 Block Diagram	22
	Figure 1.3. C8051F044/6 Block Diagram	23
	Figure 1.4. C8051F045/7 Block Diagram	24
	Figure 1.5. Comparison of Peak MCU Execution Speeds	25
	Figure 1.6. On-Board Clock and Reset	26
	Figure 1.7. On-Chip Memory Map	27
	Figure 1.8. Development/In-System Debug Diagram	28
	Figure 1.9. Digital Crossbar Diagram	29
	Figure 1.10. PCA Block Diagram	30
	Figure 1.11. CAN Controller Diagram	31
	Figure 1.12. 10/12-Bit ADC Block Diagram	32
	Figure 1.13. 8-Bit ADC Diagram	33
	Figure 1.14. Comparator and DAC Diagram	34
	Absolute Maximum Ratings	
	Global DC Electrical Characteristic	
4.	Pinout and Package Definitions	
	Figure 4.1. TQFP-100 Pinout Diagram	
	Figure 4.2. TQFP-100 Package Drawing	
	Figure 4.3. TQFP-64 Pinout Diagram	
	Figure 4.4. TQFP-64 Package Drawing	46
5.	12-Bit ADC (ADC0, C8051F040/1 Only)	
	Figure 5.1. 12-Bit ADC0 Functional Block Diagram	
	Figure 5.2. Analog Input Diagram	
	Figure 5.3. High Voltage Difference Amplifier Functional Diagram	
	Figure 5.4. 12-Bit ADC Track and Conversion Example Timing	
	Figure 5.5. ADC0 Equivalent Input Circuits	
	Figure 5.6. Temperature Sensor Transfer Function	
	Figure 5.7. ADC0 Data Word Example	61
	Figure 5.8. 12-Bit ADC0 Window Interrupt Example:	
	Right Justified Single-Ended Data	63
	Figure 5.9. 12-Bit ADC0 Window Interrupt Example:	
	Right Justified Differential Data	64
	Figure 5.10. 12-Bit ADC0 Window Interrupt Example:	
	Left Justified Single-Ended Data	
	Figure 5.11. 12-Bit ADC0 Window Interrupt Example: Left Justified Differential Dat 66	a.
6.	10-Bit ADC (ADC0, C8051F042/3/4/5/6/7 Only)	• •
	Figure 6.1. 10-Bit ADC0 Functional Block Diagram	
	Figure 6.2. Analog Input Diagram	
	Figure 6.3. High Voltage Difference Amplifier Functional Diagram	
	Figure 6.4. 10-Bit ADC Track and Conversion Example Timing	77



	Figure 6.5. ADC0 Equivalent Input Circuits	. 78
	Figure 6.6. Temperature Sensor Transfer Function	
	Figure 6.7. ADC0 Data Word Example	. 83
	Figure 6.8. 10-Bit ADC0 Window Interrupt Example:	
	Right Justified Single-Ended Data	85
	Figure 6.9. 10-Bit ADC0 Window Interrupt Example:	
	Right Justified Differential Data	86
	Figure 6.10. 10-Bit ADC0 Window Interrupt Example:	
	Left Justified Single-Ended Data	87
	Figure 6.11. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Da	
	88	
7	8-Bit ADC (ADC2, C8051F040/1/2/3 Only)	
••	Figure 7.1. ADC2 Functional Block Diagram	91
	Figure 7.2. ADC2 Track and Conversion Example Timing	
	Figure 7.3. ADC2 Equivalent Input Circuit	
	Figure 7.4. ADC2 Data Word Example	
	Figure 7.5. ADC Window Compare Examples, Single-Ended Mode	
	Figure 7.6. ADC Window Compare Examples, Differential Mode	
8.	DACs, 12-Bit Voltage Mode (C8051F040/1/2/3 Only)	102
0.	Figure 8.1. DAC Functional Block Diagram	105
9.	Voltage Reference (C8051F040/2/4/6)	
•••	Figure 9.1. Voltage Reference Functional Block Diagram	113
10	Voltage Reference (C8051F041/3/5/7)	-
	Figure 10.1. Voltage Reference Functional Block Diagram	117
11.	.Comparators	
	Figure 11.1. Comparator Functional Block Diagram	121
	Figure 11.2. Comparator Hysteresis Plot	
12	CIP-51 Microcontroller	
	Figure 12.1. CIP-51 Block Diagram	127
	Figure 12.2. Memory Map	
	Figure 12.3. SFR Page Stack	
	Figure 12.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5	137
	Figure 12.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs.	
	Figure 12.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR	R
	139	
	Figure 12.7. SFR Page Stack Upon Return From PCA Interrupt	140
	Figure 12.8. SFR Page Stack Upon Return From ADC2 Window Interrupt	141
13	Reset Sources	
	Figure 13.1. Reset Sources	
	Figure 13.2. Reset Timing	166
14	Oscillators	
	Figure 14.1. Oscillator Diagram	
	Figure 14.2. 32.768 kHz External Crystal Example	177
15	Flash Memory	
	Figure 15.1. Flash Program Memory Map and Security Bytes	181



Figure 16.1. Multiplexed Configuration Example 191 Figure 16.2. Non-multiplexed Configuration Example 192 Figure 16.3. EMIF Operating Modes 193 Figure 16.4. Non-multiplexed 16-bit MOVX Timing 196 Figure 16.5. Non-multiplexed 8-bit MOVX without Bank Select Timing 197 Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing 198 Figure 16.7. Multiplexed 8-bit MOVX with Bank Select Timing 200 Figure 16.8. Multiplexed 8-bit MOVX with Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 200 Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 209 Figure 17.5. Priority Crossbar Decode Table 209 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 228 Figure 19.3. SMBus Configuration 227 Figure 19.3. SMBus Configuration 240 Figure 19.3. SMBus Configuration 241 Figure 18.4. CANDOATH: CAN Data Access Register High Byte 234 <td< th=""></td<>
Figure 16.3. EMIF Operating Modes 193 Figure 16.4. Non-multiplexed 16-bit MOVX Timing 196 Figure 16.5. Non-multiplexed 8-bit MOVX without Bank Select Timing 197 Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing 198 Figure 16.7. Multiplexed 8-bit MOVX without Bank Select Timing 199 Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX without Bank Select Timing 201 17. Port Input/Output 203 Figure 17.1. Port I/O Functional Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.4. Priority Crossbar Decode Table 205 Figure 17.5. Priority Crossbar Decode Table 209 Figure 17.6. Crossbar Example: 211 18. Controller Area Network (CAN0) 227 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.2. CAN Controller Diagram 228 Figure 19.3. SMBus Transaction 240 Figure 19.1. SMBus0 Block Diagram 229 Figure 19.2. Typical Master Transmitter Sequence 241 Figure 19.3. SMBus Transaction 240 Figure 19.4. Typical Master Transmitter Sequence
Figure 16.4. Non-multiplexed 16-bit MOVX Timing 196 Figure 16.5. Non-multiplexed 8-bit MOVX without Bank Select Timing 197 Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing 198 Figure 16.7. Multiplexed 8-bit MOVX without Bank Select Timing 199 Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 201 17. Port Input/Output 203 Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 208 Figure 17.5. Priority Crossbar Decode Table 209 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 19.4. CANODATH: CAN Data Access Register High Byte 234 19. System Management BUS/I²C BUS (SMBUSO) 239 Figure 19.3. SMBus Transaction 240 Figure 19.4. Typical Master Transmitter Sequence 242 Figure 19.5. Typical Master Transmitter Sequence 243
Figure 16.5. Non-multiplexed 8-bit MOVX without Bank Select Timing 197 Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing 198 Figure 16.7. Multiplexed 8-bit MOVX without Bank Select Timing 199 Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 201 17. Port Input/Output 203 Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 208 Figure 17.5. Priority Crossbar Decode Table 209 Figure 17.6. Crossbar Example: 211 18. Controller Area Network (CAN0) 227 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 228 Figure 18.4. CANODATH: CAN Data Access Register High Byte 234 19. System Management BUS/I²C BUS (SMBUS0) 239 Figure 19.1. SMBus0 Block Diagram 240 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 242 Figure 19.5. Typical Master Transmitter Sequence 243 Figure 19.6. Typi
Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing 198 Figure 16.7. Multiplexed 8-bit MOVX without Bank Select Timing 199 Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 201 17. Port Input/Output 203 Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 200 Figure 17.5. Priority Crossbar Decode Table 200 Figure 17.6. Crossbar Example: 211 18. Controller Area Network (CANO) 227 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 228 Figure 18.4. CANODATH: CAN Data Access Register High Byte 234 19. System Management BUS/I²C BUS (SMBUSO) 239 Figure 19.1. SMBus0 Block Diagram 240 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 242 Figure 19.5. Typical Slave Transmitter Sequence 243 Figure 19.6. Typical Slave Transmitter
Figure 16.7. Multiplexed 16-bit MOVX Timing 199 Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 201 17. Port Input/Output 203 Figure 17.1. Port I/O Cell Block Diagram 204 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 209 Figure 17.5. Priority Crossbar Decode Table 209 Figure 17.6. Crossbar Example: 211 18. Controller Area Network (CAN0) 11 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 18.4. CANODATH: CAN Data Access Register High Byte 234 19. System Management BUS/I²C BUS (SMBUS0) 11 Figure 19.1. SMBus0 Block Diagram 239 Figure 19.3. SMBus Transaction 244 Figure 19.4. Typical Master Transmitter Sequence 243 Figure 19.5. Typical Master Transmitter Sequence 243 Figure 19.6. Typical Slave Transmitter Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 244 <
Figure 16.8. Multiplexed 8-bit MOVX without Bank Select Timing 200 Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 201 17.Port Input/Output 203 Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 208 Figure 17.5. Priority Crossbar Decode Table 209 Figure 17.6. Crossbar Example: 211 18.Controller Area Network (CAN0) 227 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 18.4. CANODATH: CAN Data Access Register High Byte 234 19.System Management BUS/I²C BUS (SMBUS0) 239 Figure 19.1. SMBus0 Block Diagram 240 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 243 Figure 19.5. Typical Master Receiver Sequence 243 Figure 19.6. Typical Slave Transmitter Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 243
Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing 201 17. Port Input/Output Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 209 Figure 17.5. Priority Crossbar Decode Table 209 Figure 17.6. Crossbar Example: 211 18. Controller Area Network (CAN0) 211 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 19.1. SMBus0 Block Diagram 239 Figure 19.1. SMBus0 Block Diagram 239 Figure 19.2. Typical SMBus Configuration 240 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 242 Figure 19.5. Typical Master Receiver Sequence 243 Figure 19.6. Typical Slave Receiver Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 243 Figure 19.6. Typical Slave Receiver Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 243 </td
17. Port Input/Output Figure 17.1. Port I/O Cell Block Diagram 203 Figure 17.2. Port I/O Functional Block Diagram 204 Figure 17.3. Priority Crossbar Decode Table 205 Figure 17.4. Priority Crossbar Decode Table 208 Figure 17.5. Priority Crossbar Decode Table 209 Figure 17.6. Crossbar Example: 211 18. Controller Area Network (CAN0) 11 Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 18.4. CANODATH: CAN Data Access Register High Byte 234 19. System Management BUS/I²C BUS (SMBUS0) 129 Figure 19.1. SMBus0 Block Diagram 240 Figure 19.3. SMBus Transaction 241 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 242 Figure 19.5. Typical Slave Transmitter Sequence 243 Figure 19.6. Typical Slave Transmitter Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 243 Figure 19.7. Typical Slave Transmitter Sequence 243 Figure 20.1. SPI Block Diagram 255
Figure 17.1. Port I/O Cell Block Diagram203Figure 17.2. Port I/O Functional Block Diagram204Figure 17.3. Priority Crossbar Decode Table205Figure 17.4. Priority Crossbar Decode Table208Figure 17.5. Priority Crossbar Decode Table209Figure 17.6. Crossbar Example:211 18. Controller Area Network (CAN0) 227Figure 18.1. Typical CAN Bus Configuration227Figure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CANODATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) 7Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence243Figure 19.5. Typical Slave Transmitter Sequence243Figure 19.6. Typical Slave Receiver Sequence243Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 17.2. Port I/O Functional Block Diagram204Figure 17.3. Priority Crossbar Decode Table205Figure 17.4. Priority Crossbar Decode Table208Figure 17.5. Priority Crossbar Decode Table209Figure 17.6. Crossbar Example:211 18. Controller Area Network (CAN0) 227Figure 18.1. Typical CAN Bus Configuration227Figure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CANODATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) 239Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence243Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram256Figure 20.5. Data/Clock Timing Diagram250
Figure 17.3. Priority Crossbar Decode Table205Figure 17.4. Priority Crossbar Decode Table208Figure 17.5. Priority Crossbar Decode Table209Figure 17.6. Crossbar Example:211 18. Controller Area Network (CAN0) 227Figure 18.1. Typical CAN Bus Configuration227Figure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CAN0DATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) 240Figure 19.1. SMBus0 Block Diagram240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence243Figure 19.5. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence243Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 17.4. Priority Crossbar Decode Table208Figure 17.5. Priority Crossbar Decode Table209Figure 17.6. Crossbar Example:211 18. Controller Area Network (CAN0) Figure 18.1. Typical CAN Bus ConfigurationFigure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CAN0DATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) Figure 19.1. SMBus0 Block DiagramFigure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence243Figure 19.5. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 17.5. Priority Crossbar Decode Table209Figure 17.6. Crossbar Example:211 18. Controller Area Network (CAN0) 227Figure 18.1. Typical CAN Bus Configuration227Figure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CANODATH: CAN Data Access Register High Byte234 19. System Management BUS /I ² C BUS (SMBUS0)239Figure 19.1. SMBus0 Block Diagram240Figure 19.2. Typical SMBus Configuration241Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence243Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 17.6. Crossbar Example:211 18. Controller Area Network (CAN0) Figure 18.1. Typical CAN Bus Configuration227Figure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CAN0DATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence243Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
18. Controller Area Network (CAN0) Figure 18.1. Typical CAN Bus Configuration 227 Figure 18.2. CAN Controller Diagram 228 Figure 18.3. Four Segments of a CAN Bit Time 229 Figure 18.4. CANODATH: CAN Data Access Register High Byte 234 19. System Management BUS/I²C BUS (SMBUS0) 7 Figure 19.1. SMBus0 Block Diagram 239 Figure 19.2. Typical SMBus Configuration 240 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 243 Figure 19.5. Typical Master Receiver Sequence 243 Figure 19.6. Typical Slave Transmitter Sequence 243 Figure 19.7. Typical Slave Receiver Sequence 243 Figure 20.1. SPI Block Diagram 255 Figure 20.2. Multiple-Master Mode Connection Diagram 258 Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram 258 Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram 258 Figure 20.5. Data/Clock Timing Diagram 260
Figure 18.1. Typical CAN Bus Configuration227Figure 18.2. CAN Controller Diagram228Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CAN0DATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) 7Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence243Figure 19.7. Typical Slave Receiver Sequence243Figure 19.7. Typical Slave Receiver Sequence243Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 18.2. CAN Controller Diagram.228Figure 18.3. Four Segments of a CAN Bit Time.229Figure 18.4. CAN0DATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) 239Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 18.3. Four Segments of a CAN Bit Time229Figure 18.4. CAN0DATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) 239Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 18.4. CANODATH: CAN Data Access Register High Byte234 19. System Management BUS/I²C BUS (SMBUS0) Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
19. System Management BUS/I²C BUS (SMBUS0) Figure 19.1. SMBus0 Block Diagram 239 Figure 19.2. Typical SMBus Configuration 240 Figure 19.3. SMBus Transaction 241 Figure 19.4. Typical Master Transmitter Sequence 242 Figure 19.5. Typical Master Receiver Sequence 243 Figure 19.6. Typical Slave Transmitter Sequence 243 Figure 19.7. Typical Slave Transmitter Sequence 244 20. Enhanced Serial Peripheral Interface (SPI0) 255 Figure 20.1. SPI Block Diagram 258 Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram 258 Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram 258 Figure 20.5. Data/Clock Timing Diagram 260
Figure 19.1. SMBus0 Block Diagram239Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 19.2. Typical SMBus Configuration240Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 19.3. SMBus Transaction241Figure 19.4. Typical Master Transmitter Sequence242Figure 19.5. Typical Master Receiver Sequence243Figure 19.6. Typical Slave Transmitter Sequence243Figure 19.7. Typical Slave Receiver Sequence244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 19.4. Typical Master Transmitter Sequence.242Figure 19.5. Typical Master Receiver Sequence.243Figure 19.6. Typical Slave Transmitter Sequence.243Figure 19.7. Typical Slave Receiver Sequence.244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 19.5. Typical Master Receiver Sequence.243Figure 19.6. Typical Slave Transmitter Sequence.243Figure 19.7. Typical Slave Receiver Sequence.244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 19.6. Typical Slave Transmitter Sequence.243Figure 19.7. Typical Slave Receiver Sequence.244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 19.7. Typical Slave Receiver Sequence.244 20. Enhanced Serial Peripheral Interface (SPI0) 255Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
20. Enhanced Serial Peripheral Interface (SPI0)Figure 20.1. SPI Block DiagramFigure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 20.1. SPI Block Diagram255Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 20.2. Multiple-Master Mode Connection Diagram258Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram258Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram258Figure 20.5. Data/Clock Timing Diagram260
Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram
Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram
Figure 20.5. Data/Clock Timing Diagram 260
21.UART0
Figure 21.1. UART0 Block Diagram 265
Figure 21.2. UART0 Mode 0 Timing Diagram
Figure 21.3. UART0 Mode 0 Interconnect



22.UART1	
Figure 22.1. UART1 Block Diagram 27	77
Figure 22.2. UART1 Baud Rate Logic 27	78
Figure 22.3. UART Interconnect Diagram 27	79
Figure 22.4. 8-Bit UART Timing Diagram27	
Figure 22.5. 9-Bit UART Timing Diagram 28	
Figure 22.6. UART Multi-Processor Mode Interconnect Diagram	31
23. Timers	
Figure 23.1. T0 Mode 0 Block Diagram 29	
Figure 23.2. T0 Mode 2 Block Diagram 29	
Figure 23.3. T0 Mode 3 Block Diagram 29	
Figure 23.4. Tn Capture Mode Block Diagram 29	
Figure 23.5. Tn Auto-reload Mode and Toggle Mode Block Diagram 29	99
24. Programmable Counter Array	
Figure 24.1. PCA Block Diagram 30	
Figure 24.2. PCA Counter/Timer Block Diagram 30	
Figure 24.3. PCA Interrupt Block Diagram 30	
Figure 24.4. PCA Capture Mode Diagram 30	
Figure 24.5. PCA Software Timer Mode Diagram 30	09
Figure 24.6. PCA High-Speed Output Mode Diagram	
Figure 24.7. PCA Frequency Output Mode 31	
Figure 24.8. PCA 8-Bit PWM Mode Diagram 31	12
Figure 24.9. PCA 16-Bit PWM Mode 31	13
25.JTAG (IEEE 1149.1)	



List of Tables

1.	System Overview	
	Table 1.1. Product Selection Guide	20
2.	Absolute Maximum Ratings	
	Table 2.1. Absolute Maximum Ratings*	35
3.	Global DC Electrical Characteristic	
	Table 3.1. Global DC Electrical Characteristics	36
4.	Pinout and Package Definitions	
	Table 4.1. Pin Definitions	37
5.	12-Bit ADC (ADC0, C8051F040/1 Only)	
	Table 5.1. AMUX Selection Chart (AMX0AD3–0 and AMX0CF3–0 bits)	50
	Table 5.2. 12-Bit ADC0 Electrical Characteristics	
	Table 5.3. High-Voltage Difference Amplifier Electrical Characteristics	68
6.	10-Bit ADC (ADC0, C8051F042/3/4/5/6/7 Only)	
	Table 6.1. AMUX Selection Chart (AMX0AD3-0 and AMX0CF3-0 bits)	
	Table 6.2. 10-Bit ADC0 Electrical Characteristics	
	Table 6.3. High-Voltage Difference Amplifier Electrical Characteristics	90
7.	8-Bit ADC (ADC2, C8051F040/1/2/3 Only)	
	Table 7.1. AMUX Selection Chart (AMX2AD2-0 and AMX2CF3-0 bits)	
	Table 7.2. ADC2 Electrical Characteristics	103
8.	DACs, 12-Bit Voltage Mode (C8051F040/1/2/3 Only)	
_	Table 8.1. DAC Electrical Characteristics	111
9.	Voltage Reference (C8051F040/2/4/6)	
	Table 9.1. Voltage Reference Electrical Characteristics	115
10	Voltage Reference (C8051F041/3/5/7)	
	Table 10.1. Voltage Reference Electrical Characteristics	119
11.	.Comparators	100
	Table 11.1. Comparator Electrical Characteristics	
12	. CIP-51 Microcontroller	400
	Table 12.1. CIP-51 Instruction Set Summary	
	Table 12.2. Special Function Register (SFR) Memory Map	
	Table 12.3. Special Function Registers	
40	Table 12.4. Interrupt Summary	
13	Reset Sources	171
	Table 13.1. Reset Electrical Characteristics	171
14	. Oscillators	175
15	Table 14.1. Internal Oscillator Electrical Characteristics	175
15	. Flash Memory	100
10	Table 15.1. Flash Electrical Characteristics	
10	.External Data Memory Interface and On-Chip XRAM Table 16.1. AC Parameters for External Memory Interface	າ∩າ
17	.Port Input/Output	
17	Table 17.1. Port I/O DC Electrical Characteristics	2 ∪3



18.Controller Area Network (CAN0)	
Table 18.1. Background System Information	229
Table 18.2. CAN Register Index and Reset Values	233
19. System Management BUS/I ² C BUS (SMBUS0)	
Table 19.1. SMB0STA Status Codes and States 2	252
20. Enhanced Serial Peripheral Interface (SPI0)	
21.UART0	
Table 21.1. UART0 Modes 2	266
Table 21.2. Oscillator Frequencies for Standard Baud Rates	273
22.UART1	
Table 22.1. Timer Settings for Standard Baud Rates Using the Internal 24.5 MHz C cillator	
Table 22.2. Timer Settings for Standard Baud Rates Using an External 25.0 MHz C cillator 2	
Table 22.3. Timer Settings for Standard Baud Rates Using an External 22.1184 MI Oscillator 2	Hz
Table 22.4. Timer Settings for Standard Baud Rates Using an External 18.432 MH Oscillator 2	
Table 22.5. Timer Settings for Standard Baud Rates Using an External 11.0592 MF Oscillator	
Table 22.6. Timer Settings for Standard Baud Rates Using an External 3.6864 MH Oscillator 2	
23. Timers	
24. Programmable Counter Array	
Table 24.1. PCA Timebase Input Options	306
Table 24.2. PCA0CPM Register Settings for PCA Capture/Compare Modules 3 25. JTAG (IEEE 1149.1)	307
Table 25.1. Boundary Data Register Bit Definitions 3	320



List of Registers

SFR	Definition 5	5.1. AMX0CF: AMUX0 Configuration	19
		5.2. AMX0SL: AMUX0 Channel Select	
SFR	Definition 5	5.3. AMX0PRT: Port 3 Pin Selection	51
SFR	Definition 5	5.4. HVA0CN: High Voltage Difference Amplifier Control	53
		5.5. ADC0CF: ADC0 Configuration Register	
		5.6. ADC0CN: ADC0 Control	
SFR	Definition 5	5.7. ADC0H: ADC0 Data Word MSB	60
SFR	Definition 5	5.8. ADC0L: ADC0 Data Word LSB	60
SFR	Definition 5	5.9. ADC0GTH: ADC0 Greater-Than Data High Byte	62
		5.10. ADC0GTL: ADC0 Greater-Than Data Low Byte	
SFR	Definition 5	5.11. ADC0LTH: ADC0 Less-Than Data High Byte	62
		5.12. ADC0LTL: ADC0 Less-Than Data Low Byte	
		6.1. AMX0CF: AMUX0 Configuration	
SFR	Definition 6	6.2. AMX0SL: AMUX0 Channel Select	71
		6.3. AMX0PRT: Port 3 Pin Selection	
SFR	Definition 6	6.4. HVA0CN: High Voltage Difference Amplifier Control	75
SFR	Definition 6	S.5. ADC0CF: ADC0 Configuration 8	30
		δ.6. ADC0CN: ADC0 Control 8	
		6.7. ADC0H: ADC0 Data Word MSB	
		S.8. ADC0L: ADC0 Data Word LSB 8	
		S.9. ADC0GTH: ADC0 Greater-Than Data High Byte 6	
		6.10. ADC0GTL: ADC0 Greater-Than Data Low Byte	
		6.11. ADC0LTH: ADC0 Less-Than Data High Byte	
		6.12. ADC0LTL: ADC0 Less-Than Data Low Byte	
		7.1. AMX2CF: AMUX2 Configuration	
		7.2. AMX2SL: AMUX2 Channel Select	
		7.3. ADC2CF: ADC2 Configuration	
		7.4. ADC2CN: ADC2 Control	
		7.5. ADC2: ADC2 Data Word	
		7.6. ADC2GT: ADC2 Greater-Than Data	
		7.7. ADC2LT: ADC2 Less-Than Data	
SFR	Definition 8	3.1. DAC0H: DAC0 High Byte)7
		3.2. DAC0L: DAC0 Low Byte	
SFR	Definition 8	3.3. DAC0CN: DAC0 Control)8
SFR	Definition 8	3.4. DAC1H: DAC1 High Byte)9
		3.5. DAC1L: DAC1 Low Byte	
		3.6. DAC1CN: DAC1 Control1	
		0.1. REF0CN: Reference Control1	
		10.1. REF0CN: Reference Control1	
SFR	Definition 1	11.1. CPTnCN: Comparator 0, 1, and 2 Control	24
		11.2. CPTnMD: Comparator Mode Selection	
		12.1. SFR Page Control Register: SFRPGCN	
SFR	Definition 1	12.2. SFR Page Register: SFRPAGE	12



SFR Definition 12.3. SFR Next Register: SFRNEXT	143
SFR Definition 12.4. SFR Last Register: SFRLAST	143
SFR Definition 12.5. SP: Stack Pointer	150
SFR Definition 12.6. DPL: Data Pointer Low Byte	150
SFR Definition 12.7. DPH: Data Pointer High Byte	
SFR Definition 12.8. PSW: Program Status Word	
SFR Definition 12.9. ACC: Accumulator	
SFR Definition 12.10. B: B Register	152
SFR Definition 12.11. IE: Interrupt Enable	
SFR Definition 12.12. IP: Interrupt Priority	158
SFR Definition 12.13. EIE1: Extended Interrupt Enable 1	159
SFR Definition 12.14. EIE2: Extended Interrupt Enable 2	
SFR Definition 12.15. EIP1: Extended Interrupt Priority 1	161
SFR Definition 12.16. EIP2: Extended Interrupt Priority 2	162
SFR Definition 12.18. PCON: Power Control	
SFR Definition 13.1. WDTCN: Watchdog Timer Control	169
SFR Definition 13.2. RSTSRC: Reset Source	170
SFR Definition 14.1. OSCICL: Internal Oscillator Calibration	174
SFR Definition 14.2. OSCICN: Internal Oscillator Control	174
SFR Definition 14.3. CLKSEL: Oscillator Clock Selection	175
SFR Definition 14.4. OSCXCN: External Oscillator Control	
SFR Definition 15.1. FLACL: Flash Access Limit	
SFR Definition 15.2. FLSCL: Flash Memory Control	184
SFR Definition 15.3. PSCTL: Program Store Read/Write Control	
SFR Definition 16.1. EMI0CN: External Memory Interface Control	
SFR Definition 16.2. EMI0CF: External Memory Configuration	
SFR Definition 16.3. EMI0TC: External Memory Timing Control	
SFR Definition 17.1. XBR0: Port I/O Crossbar Register 0	
SFR Definition 17.2. XBR1: Port I/O Crossbar Register 1	
SFR Definition 17.3. XBR2: Port I/O Crossbar Register 2	
SFR Definition 17.4. XBR3: Port I/O Crossbar Register 3	
SFR Definition 17.5. P0: Port0 Data	
SFR Definition 17.6. P0MDOUT: Port0 Output Mode	
SFR Definition 17.7. P1: Port1 Data	216
SFR Definition 17.8. P1MDIN: Port1 Input Mode	217
SFR Definition 17.9. P1MDOUT: Port1 Output Mode	
SFR Definition 17.10. P2: Port2 Data	218
SFR Definition 17.11. P2MDIN: Port2 Input Mode	
SFR Definition 17.12. P2MDOUT: Port2 Output Mode	
SFR Definition 17.13. P3: Port3 Data	219
SFR Definition 17.14. P3MDIN: Port3 Input Mode	. 220
SFR Definition 17.15. P3MDOUT: Port3 Output Mode	
SFR Definition 17.16. P4: Port4 Data	
SFR Definition 17.17. P4MDOUT: Port4 Output Mode	
SFR Definition 17.18. P5: Port5 Data	. 223



SFR Definition 17.19. P5MDOUT: Port5 Output Mode	. 223
SFR Definition 17.20. P6: Port6 Data	. 224
SFR Definition 17.21. P6MDOUT: Port6 Output Mode	. 224
SFR Definition 17.22. P7: Port7 Data	
SFR Definition 17.23. P7MDOUT: Port7 Output Mode	
SFR Definition 18.1. CAN0DATL: CAN Data Access Register Low Byte	
SFR Definition 18.2. CAN0ADR: CAN Address Index	
SFR Definition 18.3. CANOCN: CAN Control	
SFR Definition 18.4. CAN0TST: CAN Test	
SFR Definition 18.5. CANOSTA: CAN Status	
SFR Definition 19.1. SMB0CN: SMBus0 Control	
SFR Definition 19.2. SMB0CR: SMBus0 Clock Rate	
SFR Definition 19.3. SMB0DAT: SMBus0 Data	
SFR Definition 19.4. SMB0ADR: SMBus0 Address	
SFR Definition 19.5. SMB0STA: SMBus0 Status	
SFR Definition 20.1. SPI0CFG: SPI0 Configuration	
SFR Definition 20.2. SPI0CN: SPI0 Control	
SFR Definition 20.3. SPI0CKR: SPI0 Clock Rate	
SFR Definition 20.4. SPI0DAT: SPI0 Data	
SFR Definition 21.1. SCON0: UART0 Control	
SFR Definition 21.2. SSTA0: UART0 Status and Clock Selection	
SFR Definition 21.3. SBUF0: UART0 Data Buffer	
SFR Definition 21.4. SADDR0: UART0 Slave Address	
SFR Definition 21.5. SADENO: UARTO Slave Address Enable	
SFR Definition 22.1. SCON1: Serial Port 1 Control	
SFR Definition 22.2. SBUF1: Serial (UART1) Port Data Buffer	
SFR Definition 23.1. TCON: Timer Control	
SFR Definition 23.2. TMOD: Timer Mode	
SFR Definition 23.3. CKCON: Clock Control	
SFR Definition 23.4. TL0: Timer 0 Low Byte	
SFR Definition 23.5. TL1: Timer 1 Low Byte	
SFR Definition 23.6. TH0: Timer 0 High Byte	
SFR Definition 23.7. TH1: Timer 1 High Byte	
SFR Definition 23.9. TMRnCF: Timer n Configuration	
SFR Definition 23.10. RCAPnL: Timer n Capture Register Low Byte	
SFR Definition 23.11. RCAPnH: Timer n Capture Register High Byte	
SFR Definition 23.12. TMRnL: Timer n Low Byte	
SFR Definition 23.13. TMRnH Timer n High Byte	
SFR Definition 24.1. PCA0CN. PCA Control	
SFR Definition 24.2. PCA0MD. PCA0 Mode	
SFR Definition 24.4. PCA0L: PCA0 Counter/Timer Low Byte	
SFR Definition 24.5. PCA0H: PCA0 Counter/Timer High Byte	
SFR Definition 24.6. PCA0CPLn: PCA0 Capture Module Low Byte	. 310



SFR Definition 24.7. PCA0CPHn: PCA0 Capture Module High Byte	. 318
JTAG Register Definition 25.1. IR: JTAG Instruction Register	. 319
JTAG Register Definition 25.2. DEVICEID: JTAG Device ID Register	. 322
JTAG Register Definition 25.3. FLASHCON: JTAG Flash Control Register	. 324
JTAG Register Definition 25.4. FLASHDAT: JTAG Flash Data	. 325
JTAG Register Definition 25.5. FLASHADR: JTAG Flash Address	. 325



1. System Overview

The C8051F04x family of devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F040/2/4/6) or 32 digital I/O pins (C8051F041/3/5/7), and an integrated CAN 2.0B controller. Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask.
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 12-bit (C8051F040/1) or 10-bit (C8051F042/3/4/5/6/7) 100 ksps 8-channel ADC with PGA and analog multiplexer
- High Voltage Difference Amplifier input to the 12/10-bit ADC (60 V Peak-to-Peak) with programmable gain.
- True 8-bit 500 ksps 8-channel ADC with PGA and analog multiplexer (C8051F040/1/2/3)
- Two 12-bit DACs with programmable update scheduling (C8051F040/1/2/3)
- 64 kB (C8051F040/1/2/3/4/5) or 32 kB (C8051F046/7) of in-system programmable Flash memory
- 4352 (4096 + 256) bytes of on-chip RAM
- External Data Memory Interface with 64 kB address space
- SPI, SMBus/I²C, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16-bit Timers
- Programmable Counter/Timer Array with six capture/compare modules
- On-chip Watchdog Timer, V_{DD} Monitor, and Temperature Sensor

With on-chip V_{DD} monitor, Watchdog Timer, and clock oscillator, the C8051F04x family of devices are truly stand-alone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit programming and debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, Run, and Halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for 2.7 V to 3.6 V operation over the industrial temperature range (-45 to +85 $^{\circ}$ C). The Port I/Os, /RST, and JTAG pins are tolerant for input signals up to 5 V. The C8051F040/2/4/6 are available in a 100-pin TQFP and the C8051F041/3/5/7 are available in a 64-pin TQFP.



Ordering Part Number	MIPS (Peak)	Flash Memory	RAM	External Memory Interface	SMBus/I ² C and SPI	CAN	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	12-bit 100ksps ADC	10-bit 100ksps ADC	8-bit 500 ksps ADC Inputs	High Voltage Diff Amp	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Lead-free (RoHS Compliant)	Package
C8051F040	25	64 kB	4352	✓	\checkmark	~	2	5	✓	64	\checkmark	-	8	\checkmark	\checkmark	\checkmark	12	2	3	-	100TQFP
C8051F040-GQ	25	64 kB	4352	\checkmark	\checkmark	✓	2	5	\checkmark	64	\checkmark	-	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	100TQFP
C8051F041	25	64 kB	4352	\checkmark	\checkmark	~	2	5	\checkmark	32	\checkmark	-	8	\checkmark	\checkmark	~	12	2	3	-	64TQFP
C8051F041-GQ	25	64 kB	4352	✓	\checkmark	~	2	5	✓	32	\checkmark	-	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	64TQFP
C8051F042	25	64 kB	4352	\checkmark	\checkmark	✓	2	5	\checkmark	64	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	-	100TQFP
C8051F042-GQ	25	64 kB	4352	\checkmark	\checkmark	~	2	5	\checkmark	64	-	\checkmark	8	\checkmark	\checkmark	~	12	2	3	\checkmark	100TQFP
C8051F043	25	64 kB	4352	✓	\checkmark	~	2	5	✓	32	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	-	64TQFP
C8051F043-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	\checkmark	64TQFP
C8051F044	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	100TQFP
C8051F044-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	100TQFP
C8051F045	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	I	64TQFP
C8051F045-GQ	25	64 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	64TQFP
C8051F046	25	32 kB	4352	\checkmark	\checkmark	✓	2	5	\checkmark	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	100TQFP
C8051F046-GQ	25	32 kB	4352	\checkmark	\checkmark	✓	2	5	\checkmark	64	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	100TQFP
C8051F047	25	32 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	-	64TQFP
C8051F047-GQ	25	32 kB	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark		\checkmark	\checkmark	\checkmark			3	\checkmark	64TQFP

 Table 1.1. Product Selection Guide






Figure 1.1. C8051F040/2 Block Diagram






Figure 1.2. C8051F041/3 Block Diagram






Figure 1.3. C8051F044/6 Block Diagram






Figure 1.4. C8051F045/7 Block Diagram



1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F04x family of devices utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16-bit counter/timers, two full-duplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and up to 8 byte-wide I/O Ports.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.5 shows a comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.




Figure 1.5. Comparison of Peak MCU Execution Speeds



1.1.3. Additional Features

The C8051F04x MCU family includes several key enhancements to the CIP-51 core and peripherals to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 20 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board V_{DD} monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator0, a forced software reset, the CNVSTR0 input pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the V_{DD} monitor and Reset Input pin may be disabled by the user in software; the V_{DD} monitor is enabled/disabled via the MONEN pin. The Watchdog Timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.




Figure 1.6. On-Board Clock and Reset



1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The CIP-51 SFR address space contains up to 256 *SFR Pages*. In this way, the CIP-51 MCU can accommodate the many SFRs required to control and configure the various peripherals featured on the device. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F04x MCUs additionally has an on-chip 4 kB RAM block and an external memory interface (EMIF) for accessing off-chip data memory or memory-mapped peripherals. The on-chip 4 byte block can be addressed over the entire 64 kB external data memory address range (overlapping 4 kB boundaries). External data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 4 kB directed to on-chip, above 4 kB directed to EMIF). The EMIF is also configurable for multiplexed or non-multiplexed address/data lines.

The MCU's program memory consists of 64 kB (C8051F040/1/2/3/4/5) or 32 kB (C8051F046/7) of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0xFE00 to 0xFFFF are reserved for the 64 kB devices. There is also a single 128 byte sector at address 0x10000 to 0x1007F, which may be useful as a small table for software constants. See Figure 1.7 for the MCU system memory map.




Figure 1.7. On-Chip Memory Map



1.3. JTAG Debug and Boundary Scan

The C8051F04x family has on-chip JTAG boundary scan and debug circuitry that provides *non-intrusive*, *full speed, in-circuit debugging using the production part installed in the end application*, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized with instruction execution.

The C8051F040DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F04x MCUs. The development kit includes two target boards and a cable to facilitate evaluating a simple CAN communication network. The kit also includes software with a developer's studio and debugger, a target application board with the associated MCU installed, and the required cables and wall-mount power supply. The Serial Adapter takes its power from the application board; it requires roughly 20 mA at 2.7-3.6 V. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter.

Silicon Labs' debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Silicon Labs' debug environment both increases ease of use and preserves the performance of the precision, on-chip analog peripherals.




Figure 1.8. Development/In-System Debug Diagram



1.4. Programmable Digital I/O and Crossbar

The standard 8051 Ports (0, 1, 2, and 3) are available on the MCUs. The C8051F040/2/4/6 have 4 additional 8-bit ports (4, 5, 6, and 7) for a total of 64 general-purpose I/O Ports. The Ports behave like the standard 8051 with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Also, the "weak pullups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is essentially a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3 (See Figure 1.9). Unlike microcontrollers with standard multiplexed digital I/O ports, all combinations of functions are supported with all package options offered.

The on-chip counter/timers, serial buses, HW interrupts, ADC Start of Conversion input, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.9. Digital Crossbar Diagram



1.5. Programmable Counter Array

The C8051F04x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with six programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/ O via the Digital Crossbar.




Figure 1.10. PCA Block Diagram



1.6. Controller Area Network

The C8051F04x family of devices feature a Controller Area Network (CAN) controller that implements serial communication using the CAN protocol. The CAN controller facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the C8051 RAM), a message handler state machine, and control registers.

The CAN controller can operate at bit rates up to 1 Mbit/second. Silicon Labs CAN has 32 message objects each having its own identifier mask used for acceptance filtering of received messages. Incoming data, message objects and identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the C8051 MCU. In this way, minimal CPU bandwidth is used for CAN communication. The C8051 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFR) in the C8051.




Figure 1.11. CAN Controller Diagram

1.7. Serial Ports

The C8051F04x MCU Family includes two Enhanced Full-Duplex UARTs, an enhanced SPI Bus, and SMBus/I²C. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together with any other.



1.8. 12/10-Bit Analog to Digital Converter

The C8051F040/1 devices have an on-chip 12-bit SAR ADC (ADC0) with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100 ksps, the ADC offers true 12-bit performance with an INL of ±1LSB. C8051F042/3/4/5/6/7 devices include a 10-bit SAR ADC with similar specifications and configuration options. The ADC0 voltage reference is selected between the DAC0 output and an external VREF pin. On C8051F040/2/4/6 devices, ADC0 has its own dedicated VREF0 input pin; on C8051F041/3/5/7 devices, the ADC0 uses the VREFA input pin and, on the C8051F041/3, shares it with the 8-bit ADC2. The on-chip 15 ppm/°C voltage reference may generate the voltage reference for the on-chip ADCs or other system components via the VREF output pin.

The ADC is under full control of the CIP-51 microcontroller via its associated Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set to 0.5, 1, 2, 4, 8, or 16 and is software programmable. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large dc offset (in differential mode, a DAC could be used to provide the dc offset).

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10- or 12-bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Window Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.




Figure 1.12. 10/12-Bit ADC Block Diagram



1.9. 8-Bit Analog to Digital Converter (C8051F040/1/2/3 Only)

The C8051F040/1/2/3 devices have an on-board 8-bit SAR ADC (ADC2) with an 8-channel input multiplexer and programmable gain amplifier. This ADC features a 500 ksps maximum throughput and true 8-bit performance with an INL of ±1LSB. Eight input pins are available for measurement and can be programmed as single-ended or differential inputs. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply (AV+) and an external VREF pin. On C8051F040/2 devices, ADC2 has its own dedicated VREF2 input pin; on C8051F041/3 devices, ADC2 shares the VREFA input pin with the 12/10-bit ADC0. User software may put ADC2 into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large dc offset (in differential mode, a DAC could be used to provide the dc offset). The PGA gain can be set in software to 0.5, 1, 2, or 4.

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. ADC2 conversions may also be synchronized with ADC0 software-commanded conversions. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 8-bit data word is latched into an SFR upon completion.




Figure 1.13. 8-Bit ADC Diagram



1.10. Comparators and DACs

Each C8051F040/1/2/3 MCU has two 12-bit DACs, and all C8051F04x devices have three comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F040/2 devices or via the internal voltage reference on C8051F041/3 devices. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADC.




Figure 1.14. Comparator and DAC Diagram



2. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings*

Parameter	Conditions	Min	Тур	Max	Units
Ambient temperature under bias		-55	—	125	°C
Storage Temperature		-65	—	150	°C
Voltage on any Pin (except V _{DD} , Port I/O, and JTAG pins) with respect to DGND		-0.3		V _{DD} + 0.3	V
Voltage on any Port I/O Pin, /RST, and JTAG pins with respect to DGND		-0.3	_	5.8	V
Voltage on V _{DD} with respect to DGND		-0.3	_	4.2	V
Maximum Total current through V _{DD} , AV+, DGND, and AGND			_	800	mA
Maximum output current sunk by any Port pin		—	—	100	mA
Maximum output current sunk by any other I/O pin		_	_	50	mA
Maximum output current sourced by any Port pin			—	100	mA
Maximum output current sourced by any other I/O pin		—	—	50	mA
*Note: Stresses above those listed under "Absolute Maximur This is a stress rating only and functional operation of indicated in the operation listings of this specification is extended periods may affect device reliability. Due to special I/O design requirements of the High Vo stress (i.e., ESD) experienced by these pads may res and HVAIN–). For this reason, care should be taken to prevent ESD damage to electrostatically sensitive CM	the devices at thos s not implied. Expo oltage Difference A ult in impedance d o ensure proper had	e or any o sure to m mplifier, u egradatio ndling an	other con aximum undue ele on of thes d use as	ditions aborrating cond ectrical over se inputs (H typically rec	ve those itions for -voltage VAIN+ quired to

grounding straps, over-voltage protection in end-applications, etc.)



Global DC Electrical Characteristic 3.

Table 3.1. Global DC Electrical Characteristics

-40 to +85 °C, 25 MHz System Clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Analog Supply Voltage ¹		2.7	3.0	3.6	V
Analog Supply Current	Internal REF, ADC, DAC, Com- parators all active	_	1.7		mA
Analog Supply Current with analog sub-systems inactive	Internal REF, ADC, DAC, Com- parators all disabled, oscillator disabled		0.2	_	μA
Analog-to-Digital Supply Delta (V _{DD} - AV+)		_	_	0.5	V
Digital Supply Voltage		2.7	3.0	3.6	V
Digital Supply Current with CPU active (Normal Mode)	V_{DD} = 2.7 V, Clock = 25 MHz V_{DD} = 2.7 V, Clock = 1 MHz V_{DD} = 2.7 V, Clock = 32 kHz		10 0.5 20		mA mA μA
Digital Supply Current with CPU inactive (not accessing Flash) (Idle Mode)	V_{DD} = 2.7 V, Clock = 25 MHz V_{DD} = 2.7 V, Clock = 1 MHz V_{DD} = 2.7 V, Clock = 32 kHz		5 0.2 10		mA mA μA
Digital Supply Current (shutdown) (Stop Mode)	Oscillator not running	_	0.2	_	μA
Digital Supply RAM Data Retention Voltage		_	1.5	_	V
Specified Operating Temperature Range		-40	_	+85	°C
SYSCLK (system clock frequency) ²		0	_	25	MHz
Tsysl (SYSCLK low time)		18	_	_	ns
Tsysh (SYSCLK high time)		18			ns

1. Analog Supply AV+ must be greater than 1 V for V_{DD} monitor to operate. 2. SYSCLK must be at least 32 kHz to enable debugging.



4. Pinout and Package Definitions

	Pin Nu	mbers		
Name	F040/2/4/6	F041/3/5/7	Туре	Description
V _{DD}	37, 64, 90	24, 41, 57		Digital Supply Voltage. Must be tied to +2.7 to +3.6 V.
DGND	38, 63, 89	25, 40, 56		Digital Ground. Must be tied to Ground.
AV+	8, 11, 14	3, 6		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.
AGND	9, 10, 13	4, 5		Analog Ground. Must be tied to Ground.
TMS	1	58	D In	JTAG Test Mode Select with internal pullup.
TCK	2	59	D In	JTAG Test Clock with internal pullup.
TDI	3	60	D In	JTAG Test Data Input with internal pullup. TDI is latched on the rising edge of TCK.
TDO	4	61	D Out	JTAG Test Data Output with internal pullup. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver.
/RST	5	62	D I/O	Device Reset. Open-drain output of internal V_{DD} monitor. Is driven low when V_{DD} is < 2.7 V and MONEN is high. An external source can initiate a system reset by driving this pin low.
XTAL1	26	17	A In	Crystal Input. This pin is the return for the internal oscilla- tor circuit for a crystal or ceramic resonator. For a preci- sion internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock.
XTAL2	27	18	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator.
MONEN	28	19	D In	V_{DD} Monitor Enable. When tied high, this pin enables the internal V_{DD} monitor, which forces a system reset when V_{DD} is < 2.7 V. When tied low, the internal V_{DD} monitor is disabled. In most applications, MONEN should be connected directly to V_{DD} .
VREF	12	7	A I/O	Bandgap Voltage Reference Output (all devices). DAC Voltage Reference Input (C8051F041/3 only).
VREFA		8	A In	ADC0 (C8051F041/3/5/7) and ADC2 (C8051F041/3 only) Voltage Reference Input.
VREF0	16		A In	ADC0 Voltage Reference Input.
VREF2	17		A In	ADC2 Voltage Reference Input (C8051F040/2 only).
VREF	15		A In	DAC Voltage Reference Input (C8051F040/2 only).
AIN0.0	18	9	A In	ADC0 Input Channel 0 (See ADC0 Specification for complete description).

Table 4.1. Pin Definitions



Neme	Pin Nu	Imbers	Trues	Description
Name	F040/2/4/6	F041/3/5/7	Туре	Description
AIN0.1	19	10	A In	ADC0 Input Channel 1 (See ADC0 Specification for complete description).
AIN0.2	20	11	A In	ADC0 Input Channel 2 (See ADC0 Specification for complete description).
AIN0.3	21	12	A In	ADC0 Input Channel 3 (See ADC0 Specification for complete description).
HVCAP	22	13	A I/O	High Voltage Difference Amplifier Capacitor.
HVREF	23	14	A In	High Voltage Difference Amplifier Bias Reference.
HVAIN+	24	15	A In	High Voltage Difference Amplifier Positive Signal Input.
HVAIN-	25	16	A In	High Voltage Difference Amplifier Negative Signal Input.
CANTX	7	2	D Out	Controller Area Network Transmit Output.
CANRX	6	1	D In	Controller Area Network Receive Input.
DAC0	100	64	A Out	Digital to Analog Converter 0 Voltage Output. (See DAC Specification for complete description). (C8051F040/1/2/3 only)
DAC1	99	63	A Out	Digital to Analog Converter 1 Voltage Output. (See DAC Specification for complete description). (C8051F040/1/2/3 only)
P0.0	62	55	D I/O	Port 0.0. See Port Input/Output section for complete description.
P0.1	61	54	D I/O	Port 0.1. See Port Input/Output section for complete description.
P0.2	60	53	D I/O	Port 0.2. See Port Input/Output section for complete description.
P0.3	59	52	D I/O	Port 0.3. See Port Input/Output section for complete description.
P0.4	58	51	D I/O	Port 0.4. See Port Input/Output section for complete description.
P0.5/ALE	57	50	D I/O	ALE Strobe for External Memory Address bus (multi- plexed mode) Port 0.5 See Port Input/Output section for complete description.
P0.6/RD	56	49	D I/O	/RD Strobe for External Memory Address bus Port 0.6 See Port Input/Output section for complete description.
P0.7/WR	55	48	D I/O	/WR Strobe for External Memory Address bus Port 0.7 See Port Input/Output section for complete description.

Table 4.1. Pin Definitions (Continued)



N	Pin Nu	Imbers	-	Description
Name	F040/2/4/6	F041/3/5/7	Туре	Description
P1.0/AIN2.0/A8	36	29	A In D I/O	ADC1 Input Channel 0 (See ADC1 Specification for com- plete description). Bit 8 External Memory Address bus (Non-multiplexed mode) Port 1.0 See Port Input/Output section for complete description.
P1.1/AIN2.1/A9	35	28	A In D I/O	Port 1.1. See Port Input/Output section for complete description.
P1.2/AIN2.2/ A10	34	27	A In D I/O	Port 1.2. See Port Input/Output section for complete description.
P1.3/AIN2.3/ A11	33	26	A In D I/O	Port 1.3. See Port Input/Output section for complete description.
P1.4/AIN2.4/ A12	32	23	A In D I/O	Port 1.4. See Port Input/Output section for complete description.
P1.5/AIN2.5/ A13	31	22	A In D I/O	Port 1.5. See Port Input/Output section for complete description.
P1.6/AIN2.6/ A14	30	21	A In D I/O	Port 1.6. See Port Input/Output section for complete description.
P1.7/AIN2.7/ A15	29	20	A In D I/O	Port 1.7. See Port Input/Output section for complete description.
P2.0/A8m/A0	46	37	D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multiplexed mode) Port 2.0 See Port Input/Output section for complete description.
P2.1/A9m/A1	45	36	D I/O	Port 2.1. See Port Input/Output section for complete description.
P2.2/A10m/A2	44	35	D I/O	Port 2.2. See Port Input/Output section for complete description.
P2.3/A11m/A3	43	34	D I/O	Port 2.3. See Port Input/Output section for complete description.
P2.4/A12m/A4	42	33	D I/O	Port 2.4. See Port Input/Output section for complete description.
P2.5/A13m/A5	41	32	D I/O	Port 2.5. See Port Input/Output section for complete description.
P2.6/A14m/A6	40	31	D I/O	Port 2.6. See Port Input/Output section for complete description.
P2.7/A15m/A7	39	30	D I/O	Port 2.7. See Port Input/Output section for complete description.

 Table 4.1. Pin Definitions (Continued)



Name	Pin Nu	Imbers	Туре	Description
Name	F040/2/4/6	F041/3/5/7	Type	Description
P3.0/AD0/D0	54	47	A In D I/O	Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 3.0 See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.1/AD1/D1	53	46	A In D I/O	Port 3.1. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.2/AD2/D2	52	45	A In D I/O	Port 3.2. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.3/AD3/D3	51	44	A In D I/O	Port 3.3. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.4/AD4/D4	50	43	A In D I/O	Port 3.4. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.5/AD5/D5	49	42	A In D I/O	Port 3.5. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.6/AD6/D6	48	39	A In D I/O	Port 3.6. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P3.7/AD7/D7	47	38	A In D I/O	Port 3.7. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
P4.0	98		D I/O	Port 4.0. See Port Input/Output section for complete description.
P4.1	97		D I/O	Port 4.1. See Port Input/Output section for complete description.
P4.2	96		D I/O	Port 4.2. See Port Input/Output section for complete description.
P4.3	95		D I/O	Port 4.3. See Port Input/Output section for complete description.

Table 4.1. Pin Definitions (Continued)



News	Pin Nu	mbers	-	Description
Name	F040/2/4/6	F041/3/5/7	Туре	Description
P4.4	94		D I/O	Port 4.4. See Port Input/Output section for complete description.
P4.5/ALE	93		D I/O	ALE Strobe for External Memory Address bus (multi- plexed mode) Port 4.5 See Port Input/Output section for complete description.
P4.6/RD	92		D I/O	/RD Strobe for External Memory Address bus Port 4.6 See Port Input/Output section for complete description.
P4.7/WR	91		D I/O	/WR Strobe for External Memory Address bus Port 4.7 See Port Input/Output section for complete description.
P5.0/A8	88		D I/O	Bit 8 External Memory Address bus (Non-multiplexed mode) Port 5.0 See Port Input/Output section for complete description.
P5.1/A9	87		D I/O	Port 5.1. See Port Input/Output section for complete description.
P5.2/A10	86		D I/O	Port 5.2. See Port Input/Output section for complete description.
P5.3/A11	85		D I/O	Port 5.3. See Port Input/Output section for complete description.
P5.4/A12	84		D I/O	Port 5.4. See Port Input/Output section for complete description.
P5.5/A13	83		D I/O	Port 5.5. See Port Input/Output section for complete description.
P5.6/A14	82		D I/O	Port 5.6. See Port Input/Output section for complete description.
P5.7/A15	81		D I/O	Port 5.7. See Port Input/Output section for complete description.
P6.0/A8m/A0	80		D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multiplexed mode) Port 6.0 See Port Input/Output section for complete description.
P6.1/A9m/A1	79		D I/O	Port 6.1. See Port Input/Output section for complete description.
P6.2/A10m/A2	78		D I/O	Port 6.2. See Port Input/Output section for complete description.
P6.3/A11m/A3	77		D I/O	Port 6.3. See Port Input/Output section for complete description.

 Table 4.1. Pin Definitions (Continued)



Name	Pin Nu	Imbers	Tuno	Description
Name	F040/2/4/6	F041/3/5/7	Туре	Description
P6.4/A12m/A4	76		D I/O	Port 6.4. See Port Input/Output section for complete description.
P6.5/A13m/A5	75		D I/O	Port 6.5. See Port Input/Output section for complete description.
P6.6/A14m/A6	74		D I/O	Port 6.6. See Port Input/Output section for complete description.
P6.7/A15m/A7	73		D I/O	Port 6.7. See Port Input/Output section for complete description.
P7.0/AD0/D0	72		D I/O	Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 7.0 See Port Input/Output section for complete description.
P7.1/AD1/D1	71		D I/O	Port 7.1. See Port Input/Output section for complete description.
P7.2/AD2/D2	70		D I/O	Port 7.2. See Port Input/Output section for complete description.
P7.3/AD3/D3	69		D I/O	Port 7.3. See Port Input/Output section for complete description.
P7.4/AD4/D4	68		D I/O	Port 7.4. See Port Input/Output section for complete description.
P7.5/AD5/D5	67		D I/O	Port 7.5. See Port Input/Output section for complete description.
P7.6/AD6/D6	66		D I/O	Port 7.6. See Port Input/Output section for complete description.
P7.7/AD7/D7	65		D I/O	Port 7.7. See Port Input/Output section for complete description.

Table 4.1. Pin Definitions (Continued)



P6.2/A10m/A2 P6.3/A11m/A3 P6.4/A12m/A4 P6.0/A8m/A0 P6.1/A9m/A1 DAC1 P4.0 P4.1 P4.2 P4.3 P4.4 P4.5/ALE P5.0/A8 P5.1/A9 P5.2/A10 P5.3/A11 P5.4/A12 P5.5/A13 P5.6/A14 P5.7/A15 P4.6/RD P4.7/WR DGND DAC0 100 8 86 88 8 8 5 8 8 22 8 8 2 88 8 ₹ 8 2 2 88 2 1 2 75 P6.5/A13m/A5 TMS 1 TCK 2 74 P6.6/A14m/A6 3 TDI 73 P6.7/A15m/A7 4 72 P7.0/AD0/D0 TDO 5 71 P7.1/AD1/D1 /RST CANRX 6 70 P7.2/AD2/D2 7 69 P7.3/AD3/D3 CANTX AV+ 8 68 P7.4/AD4/D4 AGND 9 67 P7.5/AD5/D5 AGND 10 66 P7.6/AD6/D6 AV+ 11 65 P7.7/AD7/D7 VREF 12 64 VDD C8051F040/2/4/6 AGND 13 63 DGND AV+ 14 62 P0.0 61 P0.1 VREFD 15 60 P0.2 VREF0 16 VREF2 17 59 P0.3 58 P0.4 AIN0.0 18 57 P0.5/ALE AIN0.1 19 56 P0.6/RD AIN0.2 20 AIN0.3 21 55 P0.7/WR HVCAP 22 54 P3.0/AD0/D0 HVREF 23 53 P3.1/AD1/D1 52 P3.2/AD2/D2 HVAIN+ 24 HVAIN- 25 51 P3.3/AD3/D3 [4] 26 27 2 P1.6/AIN2.6/A14 [P1.5/AIN2.5/A13] P1.1/AIN2.1/A9 [P1.0/AIN2.0/A8 [P2.7/A15m/A7 P2.6/A14m/A6 P2.5/A13m/A5 P2.4/A13m/A4 P2.4/A12m/A4 P2.3/A11m/A3 DQ DGND P2.0/A8m/A0 | P3.7/AD7/D7 | P3.6/AD6/D6 | P3.5/AD5/D5 | P3.4/AD4/D4 | XTAL1 XTAL2 MONEN P1.4/AIN2.4/A12 P1.2/AIN2.2/A10 P2.2/A10m/A2 P1.7/AIN2.7/A15 P1.3/AIN2.3/A11 P2.1/A9m/A1

Figure 4.1. TQFP-100 Pinout Diagram







Figure 4.2. TQFP-100 Package Drawing










Figure 4.4. TQFP-64 Package Drawing



5. 12-Bit ADC (ADC0, C8051F040/1 Only)

The ADC0 subsystem for the C8051F040/1 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in Section "9. Voltage Reference (C8051F040/2/4/6)" on page 113 for C8051F040 devices, or Section "10. Voltage Reference (C8051F041/3/5/7)" on page 117 for C8051F041 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.




Figure 5.1. 12-Bit ADC0 Functional Block Diagram

5.1. Analog Multiplexer and PGA

The analog multiplexer can input analog signals to the ADC from four external analog input pins (AIN0.0 - AIN0.3), Port 3 port pins (optionally configured as analog input pins), High Voltage Difference Amplifier, or an internally connected on-chip temperature sensor (temperature transfer function is shown in Figure 5.6). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are three registers associated with the AMUX: the Channel Selection register AMXOSL (SFR Definition 5.2), the Configuration register AMXOCF (SFR Definition 5.1), and the Port Pin Selection register AMXOPRT (SFR Definition 5.3). Table 5.1 shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (SFR Definition 5.5). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.



5.1.1. Analog Input Configuration

The analog multiplexer routes signals from external analog input pins, Port 3 I/O pins (See Section "17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs" on page 207), a High Voltage Difference Amplifier, and an on-chip temperature sensor as shown in Figure 5.2.




Figure 5.2. Analog Input Diagram

Analog signals may be input from four external analog input pins (AIN0.0 through AIN0.3) as differential or single-ended measurements. Additionally, Port 3 I/O Port Pins may be configured to input analog signals. Port 3 pins configured as analog inputs are selected using the Port Pin Selection register (AMX0PRT). Any number of Port 3 pins may be selected simultaneously as inputs to the AMUX. Even numbered Port 3 pins and odd numbered Port 3 pins are routed to separate AMUX inputs. (**Note:** Even port pins and odd port pins that are simultaneously selected will be shorted together as "wired-OR".) In this way, differential measurements may be made when using the Port 3 pins (voltage difference between selected even and odd Port 3 pins) as shown in Figure 5.2.

The High Voltage Difference Amplifier (HVDA) will accept analog input signals and reject up to 60 volts common-mode for differential measurement of up to the reference voltage to the ADC (0 to VREF volts). The output of the HVDA can be selected as an input to the ADC using the AMUX as any other channel is selected for input. (See Section "5.2. High-Voltage Difference Amplifier" on page 52).



R	R	R	R	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	PORT3IC	HVDA2C	AIN23IC	AIN01IC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							SFR Address: SFR Page:	
Bits7-4: Bit3:	UNUSED. R PORT3IC: P				iguration B	it		
	0: Port 3 eve 1: Port 3 eve							r
Bit2:	HVDA2C: HV 0: HVDA out	VDA 2's Co	mpliment B	lit				
Ditt	1: HVDA res	ult for 2's c	ompliment	value	U U	·		
Bit1:	AIN23IC: AIN 0: AIN0.2 an		•	•		S		
Dit0.	1: AIN0.2, AI	·		, · ·		air		
Bit0:	AIN01IC: AIN 0: AIN0.0 an		•	•		5		
	1: AIN0.0, AI	N0.1 are (r	espectively) +, - differe	nce input pa	air		
NOTE:	The ADC0 D	ata Word is	s in 2's com	plement for	mat for cha	nnels confi	gured as dif	ference.

SFR Definition 5.2. AMX0SL: AMUX0 Channel Select

R	R	R	R	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	AMX0AD3	AMX0AD2	AMX0AD1	AMX0AD0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits3-0: A	JNUSED. R MX0AD3-0 0000-1111b:	: AMX0 Add	Iress Bits		Ι.			



					Δ	MX0AD3-	0			
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
Bits	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
AMX0CF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
AM	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(HVDA) -(HVREF)		+P3EVEN -P3ODD)		TEMP SENSOR
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(HVDA) -(HVREF)		+P3EVEN -P3ODD		TEMP SENSOR
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		+P3EVEN -P3ODD		TEMP SENSOR
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		+P3EVEN -P3ODD		TEMP SENSOR

Table 5.1. AMUX Selection Chart (AMX0AD3–0 and AMX0CF3–0 bits)

Note: "P3EVEN" denotes even numbered and "P3ODD" odd numbered Port 3 pins selected in the AMX0PRT register.



R/W PAIN7EI	R/W N PAIN6EN	R/W PAIN5EN	R/W PAIN4EN	R/W PAIN3EN	R/W PAIN2EN	R/W	R/W PAIN0EN	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0] 00000000
2	2	2.10	2	2	2	2	SFR Address: SFR Page:	
Bit7:	PAIN7EN: P	•	•					
	0: P3.7 is no							
	1: P3.7 is se				MUX.			
Bit6:	PAIN6EN: P	•	•					
	0: P3.6 is no							
2.45	1: P3.6 is se				MUX.			
Bit5:	PAIN5EN: P							
	0: P3.5 is no							
);+ A .	1: P3.5 is se				WUX.			
Bit4:	PAIN4EN: P	•	•					
	0: P3.4 is no 1: P3.4 is se							
Bit3:	PAIN3EN: P							
DILJ.	0: P3.3 is no							
	1: P3.3 is en							
Bit2:	PAIN2EN: P				NOA.			
JI(2.	0: P3.2 is no	•	•					
	1: P3.2 is en							
Bit1:	PAIN1EN: P		• •					
	0: P3.1 is no				e AMUX.			
	1: P3.1 is en							
BitO:	PAIN0EN: P				_			
	0: P3.0 is no	•	•		e AMUX.			
	1: P3.0 is en							
lote:Any	number of Port	t 3 pins may	be selected s	simultaneous	sly inputs to t	he AMUX. C	dd numbered	d and even
	mbered pins th						00"	

SFR Definition 5.3. AMX0PRT: Port 3 Pin Selection




5.2. High-Voltage Difference Amplifier

The High Voltage Difference Amplifier (HVDA) can be used to measure high differential voltages up to 60 V peak-to-peak, reject high common-mode voltages up to ±60 V, and condition the signal voltage range to be suitable for input to ADC0. The input signal to the HVDA may be below AGND to –60 volts, and as high as +60 volts, making the device suitable for both single and dual supply applications. The HVDA provides a common-mode signal for the ADC via the High Voltage Reference Input (HVREF), allowing measurement of signals outside the specified ADC input range using on-chip circuitry. The HVDA has a gain of 0.05 V/V to 14 V/V. The first stage 20:1 difference amplifier has a gain of 0.05 V/V when the output amplifier is used as a unity gain buffer. When the output amplifier is set to a gain of 280 (selected using the HVGAIN bits in the High Voltage Control Register), an overall gain of 14 can be attained.

The HVDA uses four available external pins: +HVAIN, –HVAIN, HVCAP, and HVREF. HVAIN+ and HVAINserve as the differential inputs to the HVDA. HVREF should be used to provide a common mode reference for input to ADC0, and to prevent the output of the HVDA circuit from saturating. The output from the HVDA circuit as calculated by Equation 5.1 must remain within the "Output Voltage Range" specification listed in Table 5.3. The ideal value for HVREF in most applications is equal to 1/2 the supply voltage for the device. When the ADC is configured for differential measurement, the HVREF signal is applied to the AINinput of the ADC, thereby removing HVREF from the measurement. HVCAP facilitates the use of a capacitor for noise filtering in conjunction with R7 (see Figure 5.3 for R7 and other approximate resistor values). Alternatively, the HVCAP could also be used to access amplification of the first stage of the HVDA at an external pin. (See Table 5.3 on page 68 for electrical specifications of the HVDA.)

$$V_{OUT} = [(HVAIN+) - (HVAIN-)] \cdot Gain + HVREF$$

Note: The output voltage of the HVDA is selected as an input to the AIN+ input of ADC0 via its analog multiplexer (AMUX0). HVDA output voltages outside the ADC's input range will result in saturation of the ADC input. Allow for adequate settle/tracking time for proper voltage measurements.



Equation 5.1. Calculating HVDA Output Voltage to AIN+

Figure 5.3. High Voltage Difference Amplifier Functional Diagram



SFR Definition 5.4. HVA0CN: High Voltage Difference Amplifier Control

R/W	R	R	R	R/W	R/W	R/W	R/W
/DAEI	N -	-	- 1	HVGAIN3	HVGAIN2	HVGAIN1	HVGAINO
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
							SFR Address SFR Page
							SITTAge
7:	HVDAEN: H	igh Voltage I	Difference A	mplifier (H	IVDA) Enab	le Bit.	
	0: The HVDA	is disabled ا					
	1: The HVDA	is enabled.					
6-3:	Reserved.						
-0:	HVGAIN3-H					· · · · ·	
	HVDA Gain			dification g	ain if the dif	terence sig	gnal input to
	as defined in		HOW.				
	HVGAIN3	B:HVGAIN0	HVDA G	ain			
	00	000	0.05				
	00	001	0.1				
	00	010	0.125	;			
	00	011	0.2				
	0.	100	0.25				
	0.	101	0.4				
		110	0.5				
	0	111	0.8				
	0	111 000	0.8				
	0 10 10	111 000 001	0.8 1.0 1.6				
	0 10 10 10	111 200 201 210	0.8 1.0 1.6 2.0				
	0 10 10 10 10	111 000 001 010 011	0.8 1.0 1.6 2.0 3.2				
	0 10 10 10 10 10	111 000 001 010 011 100	0.8 1.0 1.6 2.0 3.2 4.0				
	0 10 10 10 10 10 11 11	111 200 201 210 011 100 101	0.8 1.0 1.6 2.0 3.2 4.0 6.2				
	0 10 10 10 10 10 10 11 11 11 11	111 000 001 010 011 100	0.8 1.0 1.6 2.0 3.2 4.0				



5.3. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the system clock divided by the value held in the ADC0SC bits of register ADC0CF.

5.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by the following:

- Writing a '1' to the AD0BUSY bit of ADC0CN;
- A Timer 3 overflow (i.e., timed continuous conversions);
- A rising edge detected on the external ADC convert start signal, CNVSTR0;
- A Timer 2 overflow (i.e., timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in Figure 5.7) depending on the programmed state of the AD0LJST bit in the ADC0CN register.


When initiating conversions by writing a '1' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.

- Step 1. Write a '0' to AD0INT;
- Step 2. Write a '1' to AD0BUSY;
- Step 3. Poll AD0INT for '1';
- Step 4. Process ADC0 data.

5.3.2. Tracking Modes

According to Table 5.2, each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power tracking mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks after the start-of-conversion signal. When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 5.4). Tracking can also be disabled when the entire chip is in low power standby or sleep modes. Low-power tracking mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "5.3.3. Settling Time Requirements" on page 56).





A. ADC Timing for External Trigger Source

Figure 5.4. 12-Bit ADC Track and Conversion Example Timing



5.3.3. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 5.5 shows the equivalent ADC0 input circuits for both differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (*SA*) may be approximated by Equation 5.2. When measuring the Temperature Sensor output, R_{TOTAL} reduces to R_{MUX} . Note that in Low-Power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements. See Table 5.2 for absolute minimum settling/tracking time requirements.



Equation 5.2. ADC0 Settling Time Requirements

Where:

AIN0.y

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the ADC0 MUX resistance and any external source resistance. *n* is the ADC resolution in bits (12).

Differential Mode MUX Select AIN0.x $R_{MUX} = 5k$ $R_{C_{Input}} = R_{MUX} * C_{SAMPLE}$ $C_{SAMPLE} = 10pF$ $C_{SAMPLE} = 10pF$

 $R_{MUX} = 5k$

MUX Select

Single-Ended Mode




Figure 5.5. ADC0 Equivalent Input Circuits






Figure 5.6. Temperature Sensor Transfer Function



SFR Definition 5.5. ADC0CF: ADC0 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AMP0GN2	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits7-3:	ADOSC4-0:	ADC0 SAR	Conversion	Clock Peri	od Bits			
	SAR Conver	sion clock i	s derived fr	om svstem	clock by the	e followina (equation. wl	here
	AD0SC refer					•	•	
	SAR clock.							
				-				
	$AD0SC \ge$	$\frac{STSCLK}{CLK_{SAR0}}$	-1* o	r <i>CLK</i>	$C_{SAR0} = \frac{A}{A}$	$\frac{STSCLK}{D0SC+1}$	Ī	
:	Note: AD0S	C is the roun	ded-up resul	t.				
Bits2-0:	AMP0GN2-0	: ADC0 Inte	ernal Amplif	ier Gain (P	GA)			
	000: Gain =				,			
	001: Gain =							
	010: Gain =	4						
	011: Gain =	8						
	10x: Gain =	16						
	11x: Gain =	0.5						




SFR Definition 5.6. ADC0CN: ADC0 Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu					
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0CM1	AD0CM0	AD0WINT	AD0LJST						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressab					
		Addressadi SFR Address: 0xE8											
							SFR Page	e: 0					
Bit7:	AD0EN: AD	DC0 Enable	e Bit.										
	0: ADC0 Disabled. ADC0 is in low-power shutdown.												
	1: ADC0 Enabled. ADC0 is active and ready for data conversions.												
Bit6:	ADOTM: AD			kina in nant			ion io in nu						
			y AD0CM1-0	-	inuous unie:	ss a convers	ion is in pro	ocess					
Bit5:			rsion Comp		ot Flag.								
			red by softw		it ingi								
	0: ADCO ha	as not com	oleted a data	a conversio	n since the	last time this	flag was cl	eared.					
		•	ed a data co	nversion.									
Bit4:	AD0BUSY:	ADC0 Bus	sy Bit.										
	Read:	onversion i	s complete (or a conver	sion is not c	urrently in pr	oares AD						
			g edge of AE				Ugress. AD	01111 15 50					
			s in progres										
	Write:												
	0: No Effect												
			version if AD										
Bit3-2:	If AD0CM1-0		art of Convei	rsion iviode	Select.								
			initiated on	everv write	of '1' to AD(BUSY.							
			initiated on										
			initiated on			CNVSTR0.							
			initiated on o	overflow of	Timer 2.								
	If ADOTM =		h tha write a			lasta far 2 C	ND alaaka f						
	00: Tracking starts with the write of '1' to AD0BUSY and lasts for 3 SAR clocks, followed by conversion.												
			v the overflo	w of Timer	3 and last fo	or 3 SAR clo	cks. followe	ed by con-					
	01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks, followed by conversion.												
	10: ADC0 t	racks only	when CNVS	TR0 input	s logic low;	conversion s	starts on ris	ing					
	CNVSTR0 edge. 11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks, followed by con-												
		g started b	y the overflo	w of Timer	2 and last fo	or 3 SAR clo	cks, followe	ed by con-					
Bit1:			dow Compa	re Interrunt	Flag								
51(1.			ed by softwa		r lag.								
					is not occur	red since this	s flag was la	ast cleared					
	1: ADC0 W	/indow Con	nparison Dat	ta match ha			-						
Bit0:			Justify Selec										
	(). Data in /		(N) register	o oro right									
			COL register	s are right-									



SFR Definition 5.7. ADC0H: ADC0 Data Word MSB



SFR Definition 5.8. ADC0L: ADC0 Data Word LSB





12-bit ADC0 Data Word appears in the ADC0 Data Word Registers as follows:

ADC0H[3:0]:ADC0L[7:0], if AD0LJST = 0

(ADC0H[7:4] will be sign-extension of ADC0H.3 for a differential reading, otherwise = 0000b).

ADC0H[7:0]:ADC0L[7:4], if AD0LJST = 1 (ADC0L[3:0] = 0000b).

Example: ADC0 Data Word Conversion Map, AIN0 Input in Single-Ended Mode (AMX0CF = 0x00, AMX0SL = 0x00)

AIN0-AGND (Volts)	ADC0H:ADC0L (AD0LJST = 0)	ADC0H:ADC0L (AD0LJST = 1)
VREF * (4095/4096)	0x0FFF	0xFFF0
VREF / 2	0x0800	0x8000
VREF * (2047/4096)	0x07FF	0x7FF0
0	0x0000	0x0000

Example: ADC0 Data Word Conversion Map, AIN0-AIN1 Differential Input Pair (AMX0CF = 0x01, AMX0SL = 0x00)

0.000		
AIN0-AGND (Volts)	ADC0H:ADC0L (AD0LJST = 0)	ADC0H:ADC0L (AD0LJST = 1)
VREF * (2047/2048)	0x07FF	0x7FF0
VREF / 2	0x0400	0x4000
VREF * (1/2048)	0x0001	0x0010
0	0x0000	0x0000
-VREF * (1/2048)	0xFFFF (-1d)	0xFFF0
-VREF / 2	0xFC00 (-1024d)	0xC000
-VREF	0xF800 (-2048d)	0x8000

For AD0LJST = 0:

 $Code = Vin \times \frac{Gain}{VREF} \times 2^n$; 'n' = 12 for Single-Ended; 'n'=11 for Differential.


Figure 5.7. ADC0 Data Word Example



5.4. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 63. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.






SFR Definition 5.10. ADC0GTL: ADC0 Greater-Than Data Low Byte


	R/W	Reset Value								
									11111111	
-	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
SFR Address: 0xC4 SFR Page: 0										
Bits7-0: Low byte of ADC0 Greater-Than Data Word.										

SFR Definition 5.11. ADC0LTH: ADC0 Less-Than Data High Byte





SFR Definition 5.12. ADC0LTL: ADC0 Less-Than Data Low Byte



Input Voltage (AD0 - AGND)	ADC Data Word		Input Voltage (AD0 - AGND)	ADC Data Word		
REF x (4095/4096)	0x0FFF		REF x (4095/4096)	0x0FFF		
		AD0WINT not affected			AD0WINT=1	
	0x0201			0x0201		
REF x (512/4096)	0x0200	ADC0LTH:ADC0LTL	REF x (512/4096)	0x0200	ADC0GTH:ADC0GTL	
	0x01FF	ADOWINT=1		0x01FF	ADOWINT	
	0x0101	ADOWINT-T		0x0101	not affected	
REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL	REF x (256/4096)	0x0100	ADC0LTH:ADC0LTL	
	0x00FF	AD0WINT not affected		0x00FF	> ADOWINT=1	
0	0x0000		0	0x0000	J	
Given: AMX0SL = 0x00 AD0LJST = '0', ADC0LTH:ADC0 ADC0GTH:ADC An ADC0 End of ADC0 Window C = '1') if the resul < 0x0200 and >	DLTL = 0x02 0GTL = 0x0 Conversion Compare Int ting ADC0 [00, 100. n will cause an errupt (AD0WINT	Given: AMX0SL = 0x00, AD0LJST = '0', ADC0LTH:ADC0I ADC0GTH:ADC0 An ADC0 End of ADC0 Window C = '1') if the resulti > 0x0200 or < 0x	_TL = 0x010 GTL = 0x02 Conversion ompare Inte ng ADC0 D	00, 200. will cause an errupt (AD0WINT	

Figure 5.8. 12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data






Figure 5.9. 12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data






Figure 5.10. 12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data






Figure 5.11. 12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data



Table 5.2. 12-Bit ADC0 Electrical Characteristics

 V_{DD} = 3.0 V, AV+ = 3.0 V, VREF = 2.40 V (REFBE = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
DC Accuracy	1	1	1		
Resolution			12		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	—		±1	LSB
Offset Error	Note 1		0.5±3	_	LSB
Full Scale Error	Differential mode; See Note 1		0.4±3	_	LSB
Offset Temperature Coefficient			±0.25	_	ppm/°C
Dynamic Performance (10 kHz s	sine-wave input, 0 to 1 dB belo	w Full S	cale, 10	0 ksps)	
Signal-to-Noise Plus Distortion		66	_	—	dB
Total Harmonic Distortion	Up to the 5 th harmonic	_	-75	_	dB
Spurious-Free Dynamic Range		- 1	80	_	dB
Conversion Rate					
Maximum SAR Clock Frequency		—		2.5	MHz
Conversion Time in SAR Clocks		16		_	clocks
Track/Hold Acquisition Time		1.5		—	μs
Throughput Rate		-		100	ksps
Analog Inputs					
Input Voltage Range	Single-ended operation	0	—	VREF	V
Common-mode Voltage Range	Differential operation	AGND	—	AV+	V
Input Capacitance		—	10	—	pF
Temperature Sensor		1			
Nonlinearity	Notes 1, 2	—	±1	—	°C
Absolute Accuracy	Notes 1, 2	—	±3	—	°C
Gain	Notes 1, 2	_	2.86 ±0.034	_	mV/°C
Offset	Notes 1, 2 (Temp = 0 °C)	_	0.776 ±0.009	_	V
Power Specifications					
Power Supply Current (AV+ sup- plied to ADC)	Operating Mode, 100 ksps	_	450	900	μA
Power Supply Rejection			±0.3		mV/V
Notes: 1. Represents one standard devi 2. Includes ADC offset, gain, and		1	1	ı	



Table 5.3. High-Voltage Difference Amplifier Electrical Characteristics V_{DD} = 3.0 V, AV+ = 3.0 V, V_{REF} = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Analog Inputs					
Differential range	peak-to-peak		—	60	V
Common Mode Range	(HVAIN+) - (HVAIN-) = 0 V	-60		+60	V
Analog Output					
Output Voltage Range		0.1		2.9	V
DC Performance		•			
Common Mode Rejection Ratio	Vcm= -10 V to +10 V, Rs=0	44	52	—	dB
Offset Voltage		_	±3		mV
Noise	HVCAP floating	_	500	—	nV/rtHz
Nonlinearity	G = 1	_	72	—	dB
Dynamic Performance		•			
Small Signal Bandwidth	G = 0.05	_	3	—	MHz
Small Signal Bandwidth	G = 1	_	150	—	kHz
Slew Rate		_	2		V/µs
Settling Time	0.01%, G = 0.05, 10 V step	_	10	—	μs
Input/Output Impedance					
Differential (HVAIN+) input		—	105		kΩ
Differential (HVAIN-) input		_	98	—	kΩ
Common Mode input		—	51		kΩ
HVCAP		—	5	—	kΩ
Power Specification		1	1		
Quiescent Current		—	450	1000	μA



6. 10-Bit ADC (ADC0, C8051F042/3/4/5/6/7 Only)

The ADC0 subsystem for the C8051F042/3/4/5/6/7 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 6.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 6.1. The voltage reference used by ADC0 is selected as described in **Section "9. Voltage Reference (C8051F040/2/4/6)" on page 113** for C8051F042/4/6 devices, or **Section "10. Voltage Reference (C8051F041/3/5/7)" on page 117** for C8051F043/5/7 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.




Figure 6.1. 10-Bit ADC0 Functional Block Diagram

6.1. Analog Multiplexer and PGA

The analog multiplexer can input analog signals to the ADC from four external analog input pins, Port 3 port pins (optionally configured as analog input pins), High Voltage Difference Amplifier, and an internally connected on-chip temperature sensor (temperature transfer function is shown in Figure 6.6). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are three registers associated with the AMUX: the Channel Selection register AMX0SL (SFR Definition 6.2), the Configuration register AMX0CF (SFR Definition 6.1), and the Port Pin Selection register AMX0PRT (SFR Definition 6.3). Table 6.1 shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (SFR Definition 6.5). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.



6.1.1. Analog Input Configuration

The analog multiplexer routes signals from external analog input pins, Port 3 I/O pins (programmed to be analog inputs), a High Voltage Difference Amplifier, and an on-chip temperature sensor as shown in Figure 6.2.




Figure 6.2. Analog Input Diagram

Analog signals may be input from four external analog input pins (AIN0.0 through AIN0.3) as differential or single-ended measurements. Additionally, Port 3 I/O Port Pins may be configured to input analog signals. Port 3 pins configured as analog inputs are selected using the Port Pin Selection register (AMX0PRT). Any number of Port 3 pins may be selected simultaneously as inputs to the AMUX. Even numbered Port 3 pins and odd numbered Port 3 pins are routed to separate AMUX inputs. (**Note:** Even port pins and odd port pins that are simultaneously selected will be shorted together as "wired-OR".) In this way, differential measurements may be made when using the Port 3 pins (voltage difference between selected even and odd Port 3 pins) as shown in Figure 6.2.


The High-Voltage Difference Amplifier (HVDA) will accept analog input signals and reject up to 60 volts common-mode for differential measurement of up to the reference voltage to the ADC (0 to VREF volts). The output of the HVDA can be selected as an input to the ADC using the AMUX as any other channel is selected for measurement.



SFR Definition 6.1. A	MX0CF: AMUX0	Configuration
-----------------------	--------------	---------------

	R	R	R	R	R/W	R/W	R/W	R/W	Reset Value				
		-	-	-		HVDA2C	AIN23IC	AIN01IC	00000000				
	D:47												
	Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Add											
		SFR Address: 0xBA											
								SFR Page:	0				
	. 7 4												
	ts7-4:	UNUSED. R		,									
Bit	t3:	PORT3IC: P				-							
		0: Port 3 eve		•		•	•	•					
		1: Port 3 eve	en and odd	input chanr	nels are (res	pectively) +	, - different	ial input pai	r				
Bit	t2:	HVDA2C: H	VDA 2's Co	mpliment B	Sit								
		0: HVDA out	put measur	ed as an in	dependent	sinale-ende	ed input						
		1: 2's compli	•		•	0	·						
Bit	t1:	AIN23IC: AIN				Bit							
		0: AIN2 and			•								
		1: AIN2, AIN		•	•								
Di	tO:		• •	• /		• •							
	ιυ.	AIN01IC: AIN			•								
		0: AIN0 and		•	•	•							
		1: AIN0, AIN	1 are (respe	ectively) +,	- differential	input pair							
NC	DTE:	The ADC0 Data Word is in 2's complement format for channels configured as differential.											

SFR Definition 6.2. AMX0SL: AMUX0 Channel Select





					A	MX0AD3-	0			
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
Bits	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		P3EVEN	P3ODD	TEMP SENSOR
AMX0CF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
AM	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3	+(HVDA) -(HVREF)		+P3EVEN -P3ODD)		TEMP SENSOR
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	+(HVDA) -(HVREF)		+P3EVEN -P3ODD		TEMP SENSOR
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		+P3EVEN -P3ODD		TEMP SENSOR
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		+(HVDA) -(HVREF)		+P3EVEN -P3ODD		TEMP SENSOR

Table 6.1. AMUX Selection Chart (AMX0AD3-0 and AMX0CF3-0 bits)

Note: "P3EVEN" denotes even numbered and "P3ODD" odd numbered Port 3 pins selected in the AMX0PRT register.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
PAIN7EN	PAIN6EN	PAIN5EN	PAIN4EN	PAIN3EN	PAIN2EN	PAIN1EN	PAIN0EN	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
							SFR Address: SFR Page:		
Bit7:	PAIN7EN: P	in 7 Analog	Input Enab	ole Bit					
	0: P3.7 is no	t selected a	as an analog	g input to th	e AMUX.				
	1: P3.7 is se	lected as a	n analog inj	put to the A	MUX.				
Bit6:	PAIN6EN: P	in 6 Analog	Input Enab	ole Bit					
	0: P3.6 is no	t selected a	as an analo	g input to th	e AMUX.				
	1: P3.6 is se	lected as a	n analog inj	put to the A	MUX.				
Bit5:	PAIN5EN: P	in 5 Analog	Input Enab	le Bit					
	0: P3.5 is no	t selected a	as an analo	g input to th	e AMUX.				
	1: P3.5 is se	lected as a	n analog inj	put to the A	MUX.				
Bit4:	PAIN4EN: P	in 4 Analog	Input Enab	le Bit					
	0: P3.4 is not selected as an analog input to the AMUX.								
	1: P3.4 is se	lected as a	n analog inj	put to the A	MUX.				
Bit3:	PAIN3EN: P	in 3 Analog	Input Enab	ole Bit					
	0: P3.3 is no	t selected a	as an analo	g input to th	e AMUX.				
	1: P3.3 is en	abled as ar	n analog inp	out to the AM	ΛUX.				
Bit2:	PAIN2EN: P	in 2 Analog	Input Enab	ole Bit					
	0: P3.2 is no	t selected a	as an analo	g input to th	e AMUX.				
	1: P3.2 is en	abled as ar	n analog inp	out to the AM	ΛUX.				
Bit1:	PAIN1EN: P	in 1 Analog	Input Enab	ole Bit					
	0: P3.1 is no				e AMUX.				
	1: P3.1 is en	abled as ar	n analog inp	out to the Al	ΛUX.				
Bit0:	PAIN0EN: P	in 0 Analog	Input Enab	ole Bit					
	0: P3.0 is no	t selected a	s an analo	g input to th	e AMUX.				
	1: P3.0 is en	abled as ar	n analog inp	out to the AM	ΛUX.				
NOTE: Ar	ny number of bered and e "wired-OR".								

SFR Definition 6.3. AMX0PRT: Port 3 Pin Selection




6.2. High-Voltage Difference Amplifier

The High-Voltage Difference Amplifier (HVDA) can be used to measure high differential voltages up to 60 V peak-to-peak, reject high common-mode voltages up to ± 60 V, and condition the signal voltage range to be suitable for input to ADC0. The input signal to the HVDA may be below AGND to -60 volts, and as high as +60 volts, making the device suitable for both single and dual supply applications. The HVDA provides a common-mode signal for the ADC via the High Voltage Reference Input (HVREF), allowing measurement of signals outside the specified ADC input range using on-chip circuitry. The HVDA has a gain of 0.05 V/V to 14 V/V. The first stage 20:1 difference amplifier has a gain of 0.05 V/V when the output amplifier is used as a unity gain buffer. When the output amplifier is set to a gain of 280 (selected using the HVGAIN bits in the High Voltage Control Register), an overall gain of 14 can be attained.

The HVDA uses four available external pins: +HVAIN, –HVAIN, HVCAP, and HVREF. HVAIN+ and HVAINserve as the differential inputs to the HVDA. HVREF should be used to provide a common mode reference for input to ADC0, and to prevent the output of the HVDA circuit from saturating. The output from the HVDA circuit as calculated by Equation 6.1 must remain within the "Output Voltage Range" specification listed in Table 6.3. The ideal value for HVREF in most applications is equal to 1/2 the supply voltage for the device. When the ADC is configured for differential measurement, the HVREF signal is applied to the AINinput of the ADC, thereby removing HVREF from the measurement. HVCAP facilitates the use of a capacitor for noise filtering in conjunction with R7 (see Figure 6.3 for R7 and other approximate resistor values). Alternatively, the HVCAP could also be used to access amplification of the first stage of the HVDA at an external pin. (See Table 6.3 on page 90 for electrical specifications of the HVDA.)

$$V_{OUT} = [(HVAIN+) - (HVAIN-)] \cdot Gain + HVREF$$

Note: The output voltage of the HVDA is selected as an input to the AIN+ input of ADC0 via its analog multiplexer (AMUX0). HVDA output voltages outside the ADC's input range will result in saturation of the ADC input. Allow for adequate settle/tracking time for proper voltage measurements.



Equation 6.1. Calculating HVDA Output Voltage to AIN+



Figure 6.3. High Voltage Difference Amplifier Functional Diagram

SFR Definition 6.4. HVA0CN: High Voltage Difference Amplifier Control

R/W	R	R	R	R/W	R/W	R/W	R/W Reset
HVDAE	- I	-	- F	IVGAIN3	HVGAIN2	HVGAIN1	HVGAIN0 0000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
							SFR Address: 0xD6
							SFR Page: 0
Bit7:	HVDAEN: H	iah Voltago I	Difforonco A	molifior (H		lo Bit	
5117.	0: The HVD/	• •			IVDA) LIIau	ne Dit.	
	1: The HVD/						
Bits6-3:	Reserved.						
Bits2-0:	HVGAIN3-H	VGAIN0: HV	'DA Gain Co	ontrol Bits.			
	HVDA Gain	Control Bits	set the amp	lification g	ain if the di	fference sig	gnal input to the H
	as defined in			0			
		B:HVGAIN0	HVDA G	ain			
		000	0.05				
		001	0.1				
	-	010	0.125				
		011	0.2				
			0.05				
		100	0.25				
	0	101	0.4				
	0	101 110	0.4				
	0 0 0	101 110 111	0.4 0.5 0.8				
	0 0 0 1	101 110 111 000	0.4 0.5 0.8 1.0				
	0 0 0 10	101 110 111 000 001	0.4 0.5 0.8 1.0 1.6				
	0 0 0 10 10	101 110 111 000 001 010	0.4 0.5 0.8 1.0				
	0 0 0 10 10 10	101 110 111 000 001 010 011	0.4 0.5 0.8 1.0 1.6				
	0 0 0 10 10 10 10 10 10	101 110 111 000 001 010 011 100	0.4 0.5 0.8 1.0 1.6 2.0 3.2 4.0				
	0 0 0 10 10 10 10 10 11 11 11	101 110 111 000 001 010 011 100 101	0.4 0.5 0.8 1.0 1.6 2.0 3.2				
	0 0 0 10 10 10 10 10 10 10 11 11 11	101 110 111 000 001 010 011 100	0.4 0.5 0.8 1.0 1.6 2.0 3.2 4.0				



6.3. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the system clock divided by the value held in the ADC0SC bits of register ADC0CF.

6.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by the following:

- Writing a '1' to the AD0BUSY bit of ADC0CN;
- A Timer 3 overflow (i.e., timed continuous conversions);
- A rising edge detected on the external ADC convert start signal, CNVSTR0;
- A Timer 2 overflow (i.e., timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in Figure 6.7) depending on the programmed state of the AD0LJST bit in the ADC0CN register.


When initiating conversions by writing a '1' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a '0' to AD0INT; Step 2. Write a '1' to AD0BUSY; Step 3. Poll AD0INT for '1'; Step 4. Process ADC0 data.

6.3.2. Tracking Modes

According to Table 6.2, each ADC0 conversion must be preceded by a minimum tracking time for the converted result to be accurate. The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power tracking mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks after the start-of-conversion signal. When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 6.4). Tracking can also be disabled when the entire chip is in low power standby or sleep modes. Low-power tracking mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "6.3.3. Settling Time Requirements" on page 78).





A. ADC Timing for External Trigger Source

Figure 6.4. 10-Bit ADC Track and Conversion Example Timing



6.3.3. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 6.5 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (SA) may be approximated by Equation 6.2. When measuring the Temperature Sensor output, R_{TOTAL} reduces to R_{MUX}. Note that in lowpower tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements. See Table 6.2 for absolute minimum settling/tracking time requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Equation 6.2. ADC0 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAl} is the sum of the ADC0 MUX resistance and any external source resistance. *n* is the ADC resolution in bits (10).

Differential Mode Single-Ended Mode MUX Select MUX Select AIN0.x AIN0 x R_{MUX} = 5k R_{MUX} = 5k C_{SAMPLE} = 10pF $C_{SAMPLE} = 10 pF$ RC Input = RMUX * C SAMPLE RC_{Input}= R_{MUX} * C_{SAMPLE} C_{SAMPLE} = 10pF AIN0.v

 $R_{MUX} = 5k$ MUX Select








Figure 6.6. Temperature Sensor Transfer Function



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	1			-				
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AMP0GN2	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits7-3:	AD0SC4-0: A	ADC0 SAR	Conversion	Clock Peri	od Bits			
:	SAR Conver	sion clock i	s derived fr	om system	clock by the	e following	equation, wl	nere
	AD0SC refer	s to the 5-b	it value hele	d in AD0SC	4-0, and <i>CL</i>	K _{SAR0} refe	rs to the des	sired ADC0
	SAR clock. S							
	$AD0SC \ge$	$\frac{SYSCLK}{CLK_{SAR0}}$	-1* 0	or CLI	$K_{SAR0} = \frac{1}{A}$	$\frac{SYSCLK}{4D0SC} +$	1	
	*Note: AD0S	C is the roun	ded-up resul	t.				
Bits2-0:	AMP0GN2-0	: ADC0 Inte	ernal Amplif	ier Gain (P	GA)			
	000: Gain =	1						
(001: Gain = 2							
(010: Gain =	4						
	011: Gain =	8						
	10x: Gain =	16						
	11x: Gain = (0.5						



SFR Definition 6.6. ADC0CN: ADC0 Control

AD0EN AD0TM AD0INT AD0BUSY AD0CM1 AD0CM0 AD0WINT AD0LJST Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address SFR Address SFR Pag Bit7: AD0EN: ADC0 Enable Bit. 0: ADC0 Disabled. ADC0 is in low-power shutdown. 1: ADC0 Enabled. ADC0 is active and ready for data conversions. Bit6: AD0TM: ADC Track Mode Bit 0: When the ADC is enabled, tracking is continuous unless a conversion is in process. Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0T O: ADC0 conversion is in progression for a conversion for f11' to AD0BUSY	
 Bit7: AD0EN: ADC0 Enable Bit. 0: ADC0 Disabled. ADC0 is in low-power shutdown. 1: ADC0 Enabled. ADC0 is active and ready for data conversions. Bit6: AD0TM: ADC Track Mode Bit 0: When the ADC is enabled, tracking is continuous unless a conversion is in prot 1: Tracking Defined by AD0CM1-0 bits Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was continuated to the strate of the strate of	00000000
 Bit7: AD0EN: ADC0 Enable Bit. 0: ADC0 Disabled. ADC0 is in low-power shutdown. 1: ADC0 Enabled. ADC0 is active and ready for data conversions. Bit6: AD0TM: ADC Track Mode Bit 0: When the ADC is enabled, tracking is continuous unless a conversion is in pro 1: Tracking Defined by AD0CM1-0 bits Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was c 1: ADC0 has completed a data conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	
 0: ADC0 Disabled. ADC0 is in low-power shutdown. 1: ADC0 Enabled. ADC0 is active and ready for data conversions. Bit6: AD0TM: ADC Track Mode Bit 0: When the ADC is enabled, tracking is continuous unless a conversion is in protection of the tracking Defined by AD0CM1-0 bits Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was contracted to the tracking the tracking end to the tracking the tracking that conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	9:0
 1: ADC0 Enabled. ADC0 is active and ready for data conversions. Bit6: AD0TM: ADC Track Mode Bit 0: When the ADC is enabled, tracking is continuous unless a conversion is in provide the tracking Defined by AD0CM1-0 bits Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was continuous and the tracking and the tracking a data conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	
 Bit6: AD0TM: ADC Track Mode Bit 0: When the ADC is enabled, tracking is continuous unless a conversion is in provide the time of time of time of the time of time of	
 0: When the ADC is enabled, tracking is continuous unless a conversion is in profile 1: Tracking Defined by AD0CM1-0 bits Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was contract to the last time this flag was contracted a data conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	
 1: Tracking Defined by AD0CM1-0 bits Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was classified in the time that the time that the time the time that the time the time the time that the time the time the time that the time time time the time time time time time time time tim	ICASS
 Bit5: AD0INT: ADC0 Conversion Complete Interrupt Flag. This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was cl 1: ADC0 has completed a data conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	0000
 0: ADC0 has not completed a data conversion since the last time this flag was contraction in the last time this flag was contracted a data conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	
 1: ADC0 has completed a data conversion. Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0: 	
Bit4: AD0BUSY: ADC0 Busy Bit. Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	eared.
Read: 0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	
0: ADC0 Conversion is complete or a conversion is not currently in progress. AD to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	
to logic 1 on the falling edge of AD0BUSY. 1: ADC0 Conversion is in progress. Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	0INT is set
Write: 0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	
0: No Effect. 1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	
1: Initiates ADC0 Conversion if AD0CM1-0 = 00b Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	
Bit3-2: AD0CM1-0: ADC0 Start of Conversion Mode Select. If AD0TM = 0:	
If $AD0TM = 0$:	
00: ADCO conversion initiated on even write of (1) to ADOPLISY	
00: ADC0 conversion initiated on every write of '1' to AD0BUSY.	
01: ADC0 conversion initiated on overflow of Timer 3.	
10: ADC0 conversion initiated on rising edge of external CNVSTR0. 11: ADC0 conversion initiated on overflow of Timer 2.	
If AD0TM = 1:	
00: Tracking starts with the write of '1' to AD0BUSY and lasts for 3 SAR clocks, "	ollowed by
conversion. 01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks, followe	ed by con-
version.	
10: ADC0 tracks only when CNVSTR0 input is logic low; conversion starts on ris CNVSTR0 edge.	ing
11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks, follower	d by con-
version.	
Bit1: AD0WINT: ADC0 Window Compare Interrupt Flag.	
This bit must be cleared by software.	
0: ADC0 Window Comparison Data match has not occurred since this flag was I	ast cleared.
1: ADC0 Window Comparison Data match has occurred. Bit0: AD0LJST: ADC0 Left Justify Select.	
0: Data in ADC0H:ADC0L registers are right-justified.	
1: Data in ADC0H:ADC0L registers are left-justified.	




C8051F040/1/2/3/4/5/6/7

SFR Definition 6.7. ADC0H: ADC0 Data Word MSB

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							SFR Address SFR Page	•••=•
	ADC0 Data \ For AD0LJS ⁻ the 10-bit AE For AD0LJS ⁻	T = 0: Bits 7 0C0 Data W	'-2 are the s /ord.	-				

SFR Definition 6.8. ADC0L: ADC0 Data Word LSB





10-bit ADC Data Word appears in the ADC Data Word Registers as follows:

ADC0H[1:0]:ADC0L[7:0], if ADLJST = 0 (ADC0H[7:2] will be sign-extension of ADC0H.1 for a differential reading, otherwise = 000000b).

ADC0H[7:0]:ADC0L[7:6], if ADLJST = 1 (ADC0L[5:0] = 000000b).

Example: ADC Data Word Conversion Map, AIN0 Input in Single-Ended Mode (AMX0CF = 0x00, AMX0SL = 0x00)

AIN0-AGND (Volts)	ADC0H:ADC0L (ADLJST = 0)	ADC0H:ADC0L (ADLJST = 1)		
VREF * (1023/1024)	0x03FF	0xFFC0		
VREF / 2	0x0200	0x8000		
VREF * (511/1024)	0x01FF	0x7FC0		
0	0x0000	0x0000		

Example: ADC Data Word Conversion Map, AIN0-AIN1 Differential Input Pair (AMX0CF = 0x01, AMX0SL = 0x00)

() () () () () () () () () () () () () (exer, rankeel exec	1		
AIN0-AGND (Volts)	ADC0H:ADC0L (ADLJST = 0)	ADC0H:ADC0L (ADLJST = 1)		
VREF * (511/512)	0x01FF	0x7FC0		
VREF / 2	0x0100	0x4000 0x0040		
VREF * (1/512)	0x0001			
0	0x0000	0x0000		
-VREF * (1/512)	0xFFFF (-1)	0xFFC0		
-VREF / 2	0xFF00 (-256)	0xC000		
-VREF	0xFE00 (-512)	0x8000		

ADLJST = 0:

 $Code = Vin \times \frac{Gain}{VREF} \times 2^n$; 'n' = 10 for Single-Ended; 'n'=9 for Differential.


Figure 6.7. ADC0 Data Word Example




6.4. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 85. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.

SFR Definition 6.9. ADC0GTH: ADC0 Greater-Than Data High Byte



SFR Definition 6.10. ADC0GTL: ADC0 Greater-Than Data Low Byte




SFR Definition 6.11. ADC0LTH: ADC0 Less-Than Data High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_ Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	
Bits7-0:	High byte of	ADC0 Less	-Than Data	a Word.				



SFR Definition 6.12. ADC0LTL: ADC0 Less-Than Data Low Byte






Figure 6.8. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data



C8051F040/1/2/3/4/5/6/7




Figure 6.9. 10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data






Figure 6.10. 10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data



C8051F040/1/2/3/4/5/6/7




Figure 6.11. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data



Table 6.2. 10-Bit ADC0 Electrical Characteristics

 V_{DD} = 3.0 V, AV+ = 3.0 V, V_{REF} = 2.40 V (REFBE = 0), PGA Gain = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy					
Resolution			10		bits
Integral Nonlinearity			_	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error			0.2±1	_	LSB
Full Scale Error	Differential mode		0.1±1	—	LSB
Offset Temperature Coefficient			±0.25	_	ppm/°C
Dynamic Performance (10 kHz	sine-wave input, 0 to 1 dB bel	ow Full So	cale, 100	ksps)	
Signal-to-Noise Plus Distortion		59	—	—	dB
Total Harmonic Distortion	Up to the 5 th harmonic	—	-70	—	dB
Spurious-Free Dynamic Range			80		dB
Conversion Rate	1	I	1	I	
SAR Clock Frequency			—	2.5	MHz
Conversion Time in SAR Clocks		16	_	—	clocks
Track/Hold Acquisition Time		1.5		_	μs
Throughput Rate				100	ksps
Analog Inputs					
Input Voltage Range	Single-ended operation	0	—	VREF	V
Common-mode Voltage Range	Differential operation	AGND	—	AV+	V
Input Capacitance		—	10	—	pF
Temperature Sensor			1	I	
Nonlinearity ^{1,2}		—	±1	—	°C
Absolute Accuracy ^{1,2}			±3	—	°C
Gain ^{1,2}		_	2.86 ±0.034	—	mV/°C
Offset ^{1,2}	Temp = 0 °C	-	0.776 ±0.009	—	V
Power Specifications	1	I	1		
Power Supply Current (AV+ supplied to ADC)	Operating Mode, 100 ksps	—	450	900	μA
Power Supply Rejection		<u> </u>	±0.3	_	mV/V



Table 6.3. High-Voltage Difference Amplifier Electrical Characteristics V_{DD} = 3.0 V, AV+ = 3.0 V, V_{REF} = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Analog Inputs					
Differential range	peak-to-peak	_	_	60	V
Common Mode Range	(HVAIN+) - (HVAIN-) = 0 V	-60	_	+60	V
Analog Output					
Output Voltage Range		0.1		2.9	V
DC Performance				1	
Common Mode Rejection Ratio	Vcm= -10 V to +10 V, Rs=0	44	52		dB
Offset Voltage		_	±3	—	mV
Noise	HVCAP floating	_	500		nV/rtHz
Nonlinearity	G = 1	_	72		dB
Dynamic Performance	1		1	1	
Small Signal Bandwidth	G = 0.05	—	3	_	MHz
Small Signal Bandwidth	G = 1	_	150		kHz
Slew Rate		_	2	—	V/µs
Settling Time	0.01%, G = 0.05, 10 V step	_	10		μs
Input/Output Impedance					
Differential (HVAIN+) input		_	105	—	kΩ
Differential (HVAIN–) input		_	98		kΩ
Common Mode input		—	51	_	kΩ
HVCAP		—	5	_	kΩ
Power Specification					
Quiescent Current			450	1000	μA



7. 8-Bit ADC (ADC2, C8051F040/1/2/3 Only)

The ADC2 subsystem for the C8051F040/1/2/3 consists of an 8-channel, configurable analog multiplexer, a programmable gain amplifier, and a 500 ksps, 8-bit successive-approximation-register ADC with integrated track-and-hold (see block diagram in Figure 7.1). The AMUX2, PGA2, and Data Conversion Modes, are all configurable under software control via the Special Function Registers shown in Figure 7.1. The ADC2 subsystem (8-bit ADC, track-and-hold and PGA) is enabled only when the AD2EN bit in the ADC2 Control register (ADC2CN) is set to logic 1. The ADC2 subsystem is in low power shutdown when this bit is logic 0. The voltage reference used by ADC2 is selected as described in Section "9. Voltage Reference (C8051F040/2/4/6)" on page 113 for C8051F040/2 devices, or Section "10. Voltage Reference (C8051F041/3/5/7)" on page 117 for C8051F041/3 devices.




Figure 7.1. ADC2 Functional Block Diagram

7.1. Analog Multiplexer and PGA

Eight ADC2 channels are available for measurement, as selected by the AMX2SL register (see SFR Definition 7.2). The PGA amplifies the ADC2 output signal by an amount determined by the states of the AMP2GN2-0 bits in the ADC2 Configuration register, ADC2CF (SFR Definition 7.1). The PGA can be software-programmed for gains of 0.5, 1, 2, or 4. Gain defaults to 0.5 on reset.

Important Note: AIN2 pins also function as Port 1 I/O pins, and must be configured as analog inputs when used as ADC2 inputs. To configure an AIN2 pin for analog input, set to '0' the corresponding bit in register P1MDIN. Port 1 pins selected as analog inputs are skipped by the Digital I/O Crossbar. See **Section "17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs" on page 207** for more information on configuring the AIN2 pins.



7.2. ADC2 Modes of Operation

ADC2 has a maximum conversion speed of 500 ksps. The ADC2 conversion clock (SAR2 clock) is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register (system clock divided by (AD2SC + 1) for $0 \le AD2SC \le 31$). The maximum ADC2 conversion clock is 7.5 MHz.

7.2.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2CM2–0) in ADC2CN. Conversions may be initiated by the following:

•Writing a '1' to the AD2BUSY bit of ADC2CN;

- •A Timer 3 overflow (i.e., timed continuous conversions);
- •A rising edge detected on the external ADC convert start signal, CNVSTR2 or CNVSTR0 (see important note below);
- •A Timer 2 overflow (i.e., timed continuous conversions);
- •Writing a '1' to the AD0BUSY of register ADC0CN (initiate conversion of ADC2 and ADC0 with a single software command).

An important note about external convert start (CNVSTR0 and CNVSTR2): If CNVSTR2 is enabled in the digital crossbar (Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 204), CNVSTR2 will be the external convert start signal for ADC2. However, if only CNVSTR0 is enabled in the digital crossbar and CNVSTR2 is not enabled, then CNVSTR0 may serve as the start of conversion for both ADC0 and ADC2. This permits synchronous sampling of both ADC0 and ADC2.

During conversion, the AD2BUSY bit is set to logic 1 and restored to 0 when conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the interrupt flag in ADC2CN. Converted data is available in the ADC2 data word, ADC2.

When a conversion is initiated by writing a '1' to AD2BUSY, it is recommended to poll AD2INT to determine when the conversion is complete. The recommended procedure is:


Step 1. Write a '0' to AD2INT;

- Step 2. Write a '1' to AD2BUSY;
- Step 3. Poll AD2INT for '1';
- Step 4. Process ADC2 data.

7.2.2. Tracking Modes

According to Table 7.2, each ADC2 conversion must be preceded by a minimum tracking time for the converted result to be accurate. The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1, ADC2 operates in low-power tracking mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 (or CNVSTR0, See Section 7.2.1 above) signal is used to initiate conversions in low-power tracking mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.2). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power Track-and-Hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in **Section "7.2.3. Settling Time Requirements" on page 94**.





A. ADC Timing for External Trigger Source

Figure 7.2. ADC2 Track and Conversion Example Timing



7.2.3. Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC2 MUX resistance, the ADC2 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 7.3 shows the equivalent ADC2 input circuit. The required ADC2 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. Note: An absolute minimum settling time of 0.8 µs required after any MUX selection. Note that in low-power tracking mode, three SAR2 clocks are used for tracking at the start of every conversion. For most applications, these three SAR2 clocks will meet the tracking requirements.

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Equation 7.1. ADC2 Settling Time Requirements

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the ADC2 MUX resistance and any external source resistance.

n is the ADC resolution in bits (8).




Figure 7.3. ADC2 Equivalent Input Circuit



	R	R	R	R	R/W	R/W	R/W	R/W	Reset Value			
	-	-	-	-	PIN67IC	PIN45IC	PIN23IC	PIN01IC	00000000			
	Bit7	Bit6	Bit5 Bit4 Bit3 Bit2 Bit1 Bit0									
		SFR Address: 0xBA SFR Page: 2										
	Bits7-4:	UNUSED. R	ead = 0000	b; Write = c	don't care							
	Bit3:	PIN67IC: P1	.6, P1.7 Inp	out Pair Cor	nfiguration E	Bit						
		0: P1.6 and I		•	•	•						
		1: P1.6, P1.7										
	Bit2:	PIN45IC: P1										
		0: P1.4 and I		•	•	•						
	Bit1:	1: P1.4, P1.5 PIN23IC: P1	· ·									
	DILI.	0: P1.2 and I			•							
		1: P1.2, P1.3		•	•	•						
	Bit0:	PIN01IC: P1	· ·									
		0: P1.0 and I			•							
		1: P1.0, P1.1	l are (respe	ctively) +, -	differential	input pair						
	NOTE:	The ADC2 Data Word is in 2's complement format for channels configured as differential.										
L												

SFR Definition 7.1. AMX2CF: AMUX2 Configuration

SFR Definition 7.2. AMX2SL: AMUX2 Channel Select

R	R	R	R	R	R/W	R/W	R/W	Reset Value
-	-	-	-	-	AMX2AD2	AMX2AD1	AMX2AD0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits2-0: A	JNUSED. R MX2AD2-0 000-111b: AI	: AMX2 Add	dress Bits				SFR Address: SFR Page:	



					AMX2	AD2-0			
		000	001	010	011	100	101	110	111
	0000	P1.0	P1.1	P1.2	P1.3	P1.4	P1.5	P1.6	P1.7
	0001	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	P1.4	P1.5	P1.6	P1.7
	0010	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	P1.6	P1.7
	0011	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	P1.6	P1.7
	0100	P1.0	P1.1	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7
	0101	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7
3-0	0110	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7
Bits 3	0111	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7
	1000	P1.0	P1.1	P1.2	P1.3	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
AMX2CF	1001	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
	1010	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
	1011	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
	1100	P1.0	P1.1	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
	1101	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
	1110	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)
	1111	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)

Table 7.1. AMUX Selection Chart (AMX2AD2-0 and AMX2CF3-0 bits)



SFR Definition 7.3. ADC2CF: ADC2 Configuration

R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	Reset Value
AD2SC4	AD2SC3	AD2SC2	AD2SC1	AD2SC0	-	AMP2GN1	AMP2GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	0xBC
							SFR Page:	2
g	D2SC refer	sion clock i rs to the 5-b e 7.2. SYSCLK CLK_{SAR2}	s derived fr bit value hel -1*	om system d in AD2SC or CLK	clock by th 4-0. SAR (the following econversion of $SYSCLK$ 4D2SC + 1	lock require	
Bit2: U	JNUSED. R	ead = 0b. V	Vrite = don'	t care.				
	MP2GN1-0		ernal Amplif	ier Gain (PO	SA)			
-	0: Gain = 0	.5						
-)1: Gain = 1 0: Gain = 2							
-	1: Gain = 4							




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu			
AD2EN	AD2TM	AD2INT	AD2BUSY	AD2CM2	AD2CM1	AD2CM0	AD2WIN	Г 0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Addres SFR Pag				
Bit7:	AD2EN: AD										
			C2 is in low-p								
Bit6:	AD2TM: AD		2 is active a	nd ready for	data conver	sions.					
bilo.) is enabled	tracking is c	ontinuous ur	less a conv	ersion is in			
	process.	Tack Moue.	When ADO2								
	•	er Track Mo	ode: Tracking	ı defined bv	AD2CM2-0	oits (see belo	w).				
Bit5:			sion Comple								
			ed by softwa	•	0						
	0: ADC2 ha	s not compl	leted a data of	conversion s	since the last	time this flag	g was cleare	d.			
	1: ADC2 ha	s completed	d a data conv	ersion.							
Bit4:	AD2BUSY:	ADC2 Busy	' Bit.								
	Read:										
					n is not curre	ently in progr	ess. Adžin i	is set to			
			lge of AD2BL	JS I.							
	1: ADC2 Conversion is in progress. Write:										
	0: No Effect.										
			ersion if AD2	CM2-0 = 00	0b						
Bits3-1:	AD2CM2-0:	ADC2 Star	t of Conversi	ion Mode Se	elect.						
	AD2TM = 0										
			initiated on e			USY.					
			initiated on c								
						NVSTR2 or C	NVSTR0.				
			initiated on c			ovnobronizoo		coftwara			
	1xx: ADC2 conversion initiated on write of '1' to AD0BUSY (synchronized with ADC0 software- commanded conversions).										
	AD2TM = 1		113).								
			on write of '1	' to AD2BUS	SY and lasts	3 SAR2 cloc	ks, followed	by conver-			
	000: Tracking initiated on write of '1' to AD2BUSY and lasts 3 SAR2 clocks, followed by conversion.										
	001: Tracking initiated on overflow of Timer 3 and lasts 3 SAR2 clocks, followed by conversion.										
					/STR0, See	Section 7.2.1	l) input is log	gic low; con			
			CNVSTR2 e								
						R2 clocks, fo					
		ng initiated o	on write of "1"	to ADUBUS	and lasts	3 SAR2 clock	ks, tollowed	by conver-			
BitO:		ADC2 Wind	ow Compare	Interrunt FI	au						
JILO.			•	•	•	ince this flag	was last cle	ared			
						flag must be					
An impor						VSTR2): If C					
						the Priorit					
						signal for AD					
						is not enable	d, then CNV	'STR0 may			
	serve as the	e start of co	nversion for	both ADC0	and ADC2						

SFR Definition 7.4. ADC2CN: ADC2 Control



SFR Definition 7.5. ADC2: ADC2 Data Word



AIN1.0-AGND (Volts)	ADC2	
VREF * (255/256)	0xFF	
VREF / 2	0x80	
VREF * (127/256)	0x7F	
0	0x00	


Figure 7.4. ADC2 Data Word Example




7.3. ADC2 Programmable Window Detector

The ADC2 Programmable Window Detector continuously compares the ADC2 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in ADC2CN) can also be used in polled mode. The reference words are loaded into the ADC2 Greater-Than and ADC2 Less-Than registers (ADC2GT and ADC2LT). Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC2GT and ADC2LT registers.

SFR Definition 7.6. ADC2GT: ADC2 Greater-Than Data



SFR Definition 7.7. ADC2LT: ADC2 Less-Than Data



7.3.1. Window Detector in Single-Ended Mode

Figure 7.5 shows two example window comparisons for Single-ended mode, with ADC2LT = 0x20 and ADC2GT = 0x10. In Single-ended mode, the codes vary from 0 to VREF x (255/256) and are represented as 8-bit unsigned integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2) is within the range defined by ADC2GT and ADC2LT (if 0x10 < ADC2 < 0x20). In the right example, and AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0x20). In the right example, and AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0x10 or ADC2 > 0x20).






Figure 7.5. ADC Window Compare Examples, Single-Ended Mode



7.3.2. Window Detector in Differential Mode

Figure 7.6 shows two example window comparisons for differential mode, with ADC2LT = 0x10 (+16d) and ADC2GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from -VREF to VREF x (127/128) and are represented as 8-bit 2s complement signed integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2L) is within the range defined by ADC2GT and ADC2LT (if 0xFF (-1d) < ADC2 < 0x0F (16d)). In the right example, an AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0xFF (-1d) or ADC2 > 0x10 (+16d)).




Figure 7.6. ADC Window Compare Examples, Differential Mode



Table 7.2. ADC2 Electrical Characteristics

 V_{DD} = 3.0 V, AV+ = 3.0 V, V_{REF2} = 2.40 V (REFBE = 0), PGA2 = 1, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
DC Accuracy					
Resolution			8		bits
Integral Nonlinearity		—	—	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic	_	—	±1	LSB
Offset Error		—	0.5±0.3	—	LSB
Full Scale Error	Differential mode	_	-1±0.2	—	LSB
Dynamic Performance (10 kHz s	sine-wave input, 0 to 1 dB below	w Full S	cale, 500	ksps)	
Signal-to-Noise Plus Distortion		45	47	—	dB
Total Harmonic Distortion	Up to the 5 th harmonic	—	-51	—	dB
Spurious-Free Dynamic Range		_	52	—	dB
Conversion Rate	1		1		
SAR Conversion Clock Frequency		_	_	6	MHz
Conversion Time in SAR Clocks		8		_	clocks
Track/Hold Acquisition Time		300			ns
Throughput Rate		—	—	500	ksps
Analog Inputs	1		1		
Input Voltage Range	Single-ended	0	—	VREF	V
Common Mode Range		0	—	AV+	V
Input Capacitance		_	5	—	pF
Power Specifications	1		1		
Power Supply Current (AV+ supplied to ADC2)	Operating Mode, 500 ksps		420	900	μA
Power Supply Rejection		—	±0.3	—	mV/V



8. DACs, 12-Bit Voltage Mode (C8051F040/1/2/3 Only)

Each C8051F040/1/2/3 devices include two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF – 1 LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1 µA or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F040/2 devices) or the VREF pin (C8051F041/3 devices). Note that the VREF pin on C8051F041/3 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See Section "9. Voltage Reference (C8051F040/2/4/6)" on page 113 or Section "10. Voltage Reference (C8051F041/3/5/7)" on page 117 for more information on configuring the voltage reference for the DACs.




Figure 8.1. DAC Functional Block Diagram



8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

8.1.1. Update Output On-Demand

In its default mode (DAC0CN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the highbyte of the DAC0 data register (DAC0H). It is important to note that writes to DAC0L are held, and have no effect on the DAC0 output until a write to DAC0H takes place. If writing a full 12-bit word to the DAC data registers, the 12-bit data word is written to the low byte (DAC0L) and high byte (DAC0H) data registers. Data is latched into DAC0 after a write to the corresponding DAC0H register, **so the write sequence should be DAC0L followed by DAC0H** if the full 12-bit resolution is required. The DAC can be used in 8bit mode by initializing DAC0L to the desired value (typically 0x00), and writing data to only DAC0H (also see **Section 8.2** for information on formatting the 12-bit DAC data word within the 16-bit SFR space).

8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DACOMD bits (DACOCN.[4:3]) are set to '01', '10', or '11', writes to both DAC data registers (DACOL and DACOH) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the DACOH:DACOL contents are copied to the DAC input latches allowing the DAC output to change to the new value.


8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.


DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.



SFR Definition 8.1. DAC0H: DAC0 High Byte



SFR Definition 8.2. DAC0L: DAC0 Low Byte







R/W	R	1	R	R/W	R/W	R/W	R/W	R/W	Reset Value
DAC0E	N -		-	DAC0MD1	DACOMDO	DAC0DF2	DAC0DF1	DAC0DF0	0000000
Bit7	Bit	:6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
								SFR Address SFR Page	
Bit7:	DAC0E	N: DAG	C0 Enat	ole Bit.					
	0: DAC	0 Disat	oled. DA	AC0 Output p	in is disable	d; DAC0 is	in low-powe	er shutdown	mode.
	1: DAC	0 Enab	led. DA	C0 Output p	in is active;	DAC0 is ope	erational.		
Bits6-5:				b; Write = do	n't care.				
Bits4-3:	DAC0MD1-0: DAC0 Mode Bits.								
	00: DA	C outpu	ut updat	es occur on	a write to D/	ACOH.			
				es occur on					
				es occur on					
				es occur on		flow.			
Bits2-0:	DAC0D)F2-0: [DAC0 D	ata Format E	Bits:				
	000:		•	nificant nibble		0 Data Wor	d is in DAC	0H[3:0], whi	le the leas
			Cont byt	te is in DAC0	L.		DACO	ſ	
							DACO		LCD
			MSB						LSB
	001:		•	nificant 5-bits bits are in DA		0 Data Word	d is in DAC	0H[4:0], whi	le the least
			СОН				DACO	Ĺ	
		MSB]	LSB
				<u>I</u> I	I I	-1 - 1	II	- I I	
	010:			nificant 6-bits bits are in DA		0 Data Word	d is in DAC	0H[5:0], whi	le the leas
		DA	COH				DACO	Ĺ	
	MSE	3						LSB	
	011:			nificant 7-bits bits are in DA		0 Data Word	d is in DAC	0H[6:0], whi	le the leas
			СОН				DACO	L	
М	SB						L	SB	
						-1 - 1			
	1xx:	The m	lost sigr	nificant 8-bits	of the DAC	0 Data Word	d is in DAC	0H[7:0], whi	le the leas
		signifi	cant 4-b	oits are in DA	C0L[7:4].				
		DA	C0H				DACO	L	
MSB							LSB		
	•								



SFR Definition 8.4. DAC1H: DAC1 High Byte



SFR Definition 8.5. DAC1L: DAC1 Low Byte





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
DAC1EN	- 1	-	DAC1MD1	DAC1MD0	DAC1DF2	DAC1DF1	DAC1DF0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR	0xD4
							Address: SFR Page:	1
							SFR Page.	
Bit7:	DAC1EN: D	AC1 Enab	le Bit					
	-		C1 Output pi	n is disable	d: DAC1 is	in low-pow	er shutdowr	n mode.
			C1 Output pi					
Bits6-5:			; Write = dor		•			
Bits4-3:	DAC1MD1-	0: DAC1 M	ode Bits:					
	00: DAC ou	tput update	es occur on a	write to DA	AC1H.			
			es occur on T					
			es occur on T					
			s occur on T		flow.			
Bits2-0:	DAC1DF2:	DAC1 Data	a Format Bits	:				
	000: The	moot oigni	ficant nibble	of the DAC	1 Data Mar		1U[2:0] wh	ila tha laac
	000 106		ncam mobie	of the DAC	I Data wor	U IS IN DAU	⊤⊓ເວ.ບ], wn	lie the leas
		•						
	sigr	nificant byte	e is in DAC1I			DACI	 T	
	sigr	nificant byte	e is in DAC1L		1 Data Wor	DAC1		LSB
	001: The sigr	nificant byte DAC1H MSB e most signi nificant 7-bi		of the DAC	1 Data Wor	d is in DAC	1H[4:0], wh	
	Sigr 001: The sigr	DAC1H MSB most signi nificant 7-bi	is in DAC1L	of the DAC	1 Data Wor		1H[4:0], wh L	ile the leas
	Sigr 001: The sigr	nificant byte DAC1H MSB e most signi nificant 7-bi	is in DAC1L	of the DAC	1 Data Wor	d is in DAC	1H[4:0], wh L	
	001: The sign	e most signi nificant 7-bi DAC1H MSB e most signi nificant 7-bi DAC1H	ificant 5-bits ts are in DAC	of the DAC		d is in DAC	1H[4:0], wh L	ile the leas
	001: The sign 001: The sign M 010: The	e most signi DAC1H MSB e most signi nificant 7-bi DAC1H SB e most signi	ificant 5-bits ts are in DAC	of the DAC C1L[7:1].		d is in DAC	1H[4:0], wh L	ile the leas
	001: The sign	e most signi DAC1H MSB e most signi nificant 7-bi DAC1H SB e most signi	ificant 5-bits ts are in DAC	of the DAC C1L[7:1].		d is in DAC	1H[4:0], wh L 1H[5:0], wh	ile the leas
	001: The sign	AC1H MSB most signi hificant 7-bi DAC1H SB most signi hificant 6-bi	ificant 5-bits ts are in DAC	of the DAC C1L[7:1].		d is in DAC DAC1	1H[4:0], wh L 1H[5:0], wh	ile the leas
	001: The sigr 010: The sigr	AC1H MSB most signi hificant 7-bi DAC1H SB most signi hificant 6-bi	ificant 5-bits ts are in DAC	of the DAC C1L[7:1].		d is in DAC DAC1	1H[4:0], wh L 1H[5:0], wh L	ile the leas
	001: The sign	a most signi mificant 7-bi DAC1H msb e most signi nificant 7-bi DAC1H sb e most signi nificant 6-bi DAC1H	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC	of the DAC C1L[7:1]. of the DAC C1L[7:2].	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1	1H[4:0], wh L 1H[5:0], wh L L	ile the leas
	001: The sign	AC1H MSB MSB most signinificant 7-bi DAC1H SB most signinificant 6-bi DAC1H most signinificant 6-bi DAC1H most signinificant 5-bi	ificant 5-bits ts are in DAC	of the DAC C1L[7:1]. of the DAC C1L[7:2].	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1 d is in DAC	1H[4:0], wh L 1H[5:0], wh L LSB 1H[6:0], wh	ile the leas
	001: The sign	a most signi mificant 7-bi DAC1H msb e most signi nificant 7-bi DAC1H sb e most signi nificant 6-bi DAC1H	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC	of the DAC C1L[7:1]. of the DAC C1L[7:2].	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1	1H[4:0], wh L 1H[5:0], wh L LSB 1H[6:0], wh	ile the leas
	001: The sign 001: The sign 010: The sign 010: The sign 011: The sign	AC1H MSB MSB most signinificant 7-bi DAC1H SB most signinificant 6-bi DAC1H most signinificant 6-bi DAC1H most signinificant 5-bi	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC	of the DAC C1L[7:1]. of the DAC C1L[7:2].	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1 d is in DAC DAC1	1H[4:0], wh L 1H[5:0], wh L LSB 1H[6:0], wh	ile the leas
	001: The sign	Arriver and the second	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC ificant 7-bits ts are in DAC	of the DAC C1L[7:1]. of the DAC C1L[7:2]. of the DAC C1L[7:2].	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1 d is in DAC DAC1 d is in DAC	1H[4:0], wh L 1H[5:0], wh L L 1H[6:0], wh L SB	ile the leas
	001: The sign 001: The sign 010: The sign 010: The sign 011: The sign 011: The sign	mificant byte DAC1H MSB e most signinificant 7-bi DAC1H SB e most signinificant 6-bi DAC1H e most signinificant 6-bi DAC1H e most signinificant 5-bi DAC1H e most signini	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC ificant 7-bits ts are in DAC ificant 7-bits	of the DAC C1L[7:1]. of the DAC C1L[7:2]. of the DAC C1L[7:2]. of the DAC	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1 d is in DAC DAC1 d is in DAC	1H[4:0], wh L 1H[5:0], wh L L 1H[6:0], wh L SB	ile the leas
	001: The sign 001: The sign 010: The sign 011: The sign 011: The sign 011: The sign	mificant byte DAC1H MSB e most signinificant 7-bi DAC1H SB e most signinificant 6-bi DAC1H e most signinificant 6-bi DAC1H e most signinificant 5-bi DAC1H e most signinificant 5-bi DAC1H e most signinificant 4-bi	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC ificant 7-bits ts are in DAC	of the DAC C1L[7:1]. of the DAC C1L[7:2]. of the DAC C1L[7:2]. of the DAC	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1 d is in DAC DAC1 d is in DAC	1H[4:0], wh L 1H[5:0], wh L L 1H[6:0], wh L SB 1H[7:0], wh	ile the leas
	001: The sign 001: The sign 010: The sign 011: The sign 011: The sign 011: The sign	mificant byte DAC1H MSB e most signinificant 7-bi DAC1H SB e most signinificant 6-bi DAC1H e most signinificant 6-bi DAC1H e most signinificant 5-bi DAC1H e most signini	ificant 5-bits ts are in DAC ificant 6-bits ts are in DAC ificant 7-bits ts are in DAC ificant 7-bits	of the DAC C1L[7:1]. of the DAC C1L[7:2]. of the DAC C1L[7:2]. of the DAC	1 Data Wor	d is in DAC DAC1 d is in DAC DAC1 d is in DAC DAC1 d is in DAC	1H[4:0], wh L 1H[5:0], wh L L 1H[6:0], wh L SB 1H[7:0], wh	ile the leas

SFR Definition 8.6. DAC1CN: DAC1 Control



Table 8.1. DAC Electrical Characteristics

 V_{DD} = 3.0 V, AV+ = 3.0 V, V_{REF} = 2.40 V (REFBE = 0), No Output Load unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Static Performance					
Resolution			12		bits
Integral Nonlinearity			±2	—	LSB
Differential Nonlinearity				±1	LSB
Output Noise	No Output Filter 100 kHz Output Filter 10 kHz Output Filter		250 128 41	_ _ _	µVrms
Offset Error	Data Word = 0x014	_	±3	±30	mV
Offset Tempco		—	6	—	ppm/°C
Full-Scale Error		—	±20	±60	mV
Full-Scale Error Tempco		—	10	—	ppm/°C
V _{DD} Power Supply Rejection Ratio		-	-60	—	dB
Output Impedance in Shutdown Mode	DACnEN = 0	-	100	—	kΩ
Output Sink Current		—	300	—	μA
Output Short-Circuit Current	Data Word = 0xFFF	—	15	—	mA
Dynamic Performance		•	1		
Voltage Output Slew Rate	Load = 40 pF	_	0.44	—	V/µs
Output Settling Time to 1/2 LSB	Load = 40 pF, Output swing from code 0xFFF to 0x014	-	10	—	μs
Output Voltage Swing		0	_	VREF – LSB	V
Startup Time		—	10	—	μs
Analog Outputs		1			
Load Regulation	$I_L = 0.01 \text{ mA to } 0.3 \text{ mA at code}$ 0xFFF	_	60	-	ppm
Power Consumption (each DA	C)				
Power Supply Current (AV+ supplied to DAC)	Data Word = 0x7FF	-	110	400	μA



9. Voltage Reference (C8051F040/2/4/6)

The voltage reference circuit offers full flexibility in operating the ADC and DAC modules. Three voltage reference input pins allow each ADC and the two DACs (C8051F040/2 only) to reference an external voltage reference or the on-chip voltage reference output. ADC0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 9.1.

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 9.1. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 9.1. See Table 9.1 for voltage reference specifications.

The Reference Control Register, REF0CN (defined in SFR Definition 9.1) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either DAC or ADC is used, regardless of the voltage reference used. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 9.1.

The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 47 for C8051F040 devices, or Section "6.1. Analog Multiplexer and PGA" on page 69 for C8051F042/4/6 devices). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in meaningless data.




Figure 9.1. Voltage Reference Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	AD0VRS	AD2VRS	TEMPE	BIASE	REFBE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
	SFR Address: 0xD1 SFR Page: 0										
Bits7-5:	UNUSED. R	ead = 000b	; Write = do	on't care.							
Bit4:	AD0VRS: AD	OC0 Voltage	e Reference	e Select							
	0: ADC0 volt										
	1: ADC0 volt										
Bit3:	AD2VRS: AD	•		•	051F040/2	only).					
	0: ADC2 volt	•		•							
Bit2:	1: ADC2 volt TEMPE: Ten	•									
DILZ.	0: Internal Te	•									
	1: Internal Te	•									
Bit1:	BIASE: ADC	•			Must be '1'	if usina AD	C or DAC).				
	0: Internal Bi				A Contraction of the second seco	0	,				
	1: Internal Bi	ias Genera	tor On.								
Bit0:	REFBE: Inte	rnal Refere	ence Buffer	Enable Bit.							
	0: Internal R				_						
	1: Internal Reference Buffer On. Internal voltage reference is driven on the VREF pin.										

SFR Definition 9.1. REF0CN: Reference Control



Table 9.1. Voltage Reference Electrical Characteristics V_{DD} = 3.0 V, AV+ = 3.0 V, -40 to +85°C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units				
Internal Reference (REFBE =	1)			1					
Output Voltage	25 °C ambient	2.36	2.43	2.48	V				
VREF Short-Circuit Current		—	—	30	mA				
VREF Temperature Coefficient		—	15	_	ppm/°C				
Load Regulation	Load = 0 to 200 µA to AGND	—	0.5	_	ppm/µA				
VREF Turn-on Time 1	4.7 μF tantalum, 0.1 μF ceramic bypass	_	2		ms				
VREF Turn-on Time 2	0.1 µF ceramic bypass	—	20	_	μs				
VREF Turn-on Time 3	no bypass cap	—	10	_	μs				
Reference Buffer Power Sup- ply Current		_	40	_	μA				
Power Supply Rejection		—	140	_	ppm/V				
External Reference (REFBE = 0)									
Input Voltage Range		1.00	—	(AV+) – 0.3	V				
Input Current			0	1	μA				



10. Voltage Reference (C8051F041/3/5/7)

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREFA input pin shown in Figure 10.1. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 10.1. See Table 10.1 for voltage reference specifications.

The VREFA pin provides a voltage reference input for ADC0 and ADC2 (C8051F041/3 only). ADC0 may also reference the DAC0 output internally (C8051F041/3 only), and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register, REF0CN (defined in SFR Definition 10.1) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to 1 (this includes any time a DAC is used). If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either ADC is used, regardless of the voltage reference used. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 10.1.

The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 47 for C8051F041 devices that feature a 12-bit ADC, or Section "6.1. Analog Multiplexer and PGA" on page 69 for C8051F043/5/7 devices that feature a 10-bit ADC). The TEMPE bit within REFOCN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in meaningless data.




Figure 10.1. Voltage Reference Functional Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	AD0VRS	AD1VRS	TEMPE	BIASE	REFBE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
	SFR Address: 0xD1 SFR Page: 0										
Bits7-5:	UNUSED. R	ead = 000k	o: Write = do	on't care.							
Bit4:	AD0VRS: AD										
	0: ADC0 volt	age refere	nce from VF	REFA pin.							
	1: ADC0 volt	age refere	nce from DA	AC0 output (C8051F04	1/3 only).					
Bit3:	AD2VRS: AD	•		•	051F041/3	only).					
	0: ADC2 volt	-		•							
DIIO	1: ADC2 volt	•									
Bit2:	TEMPE: Tem	•									
	0: Internal Te 1: Internal Te	•									
Bit1:	BIASE: ADC	•			'Must ha '1'	if using AD	(C or DAC)				
Ditt.	0: Internal Bi						0 01 DAO).				
	1: Internal Bi										
Bit0:	REFBE: Inte			Enable Bit.							
	0: Internal R	eference B	uffer Off.								
	1: Internal R	oforonoo D	uffor On Int	tornal valtas	faranaa	, in driven a					

SFR Definition 10.1. REF0CN: Reference Control



Table 10.1. Voltage Reference Electrical Characteristics V_{DD} = 3.0 V, AV+ = 3.0 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units				
Internal Reference (REFBE =	1)	1							
Output Voltage	25 °C ambient	2.36	2.43	2.48	V				
VREF Short-Circuit Current		—	_	30	mA				
VREF Temperature Coefficient		—	15	_	ppm/°C				
Load Regulation	Load = 0 to 200 µA to AGND	—	0.5	—	ppm/µA				
VREF Turn-on Time 1	4.7 μF tantalum, 0.1 μF ceramic bypass	_	2		ms				
VREF Turn-on Time 2	0.1 µF ceramic bypass	—	20	_	μs				
VREF Turn-on Time 3	no bypass cap	—	10	—	μs				
Reference Buffer Power Sup- ply Current		_	40		μA				
Power Supply Rejection		—	140	—	ppm/V				
External Reference (REFBE = 0)									
Input Voltage Range		1.00	_	(AV+) – 0.3	V				
Input Current		—	0	1	μA				



11. Comparators

C8051F04x family of devices include three on-chip programmable voltage comparators, shown in Figure 11.1. Each comparator offers programmable response time and hysteresis. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull, and Comparator inputs should be configured as analog inputs (see Section "17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs" on page 207). The Comparator may also be used as a reset source (see Section "13.5. Comparator0 Reset" on page 167).

The output of a Comparator can be polled by software, used as an interrupt source, used as a reset source, and/or routed to a Port pin. Each comparator can be individually enabled and disabled (shutdown). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 1 μ A. See Section "17.1.1. Crossbar Pin Assignment and Allocation" on page 205 for details on configuring the Comparator output via the digital Crossbar. The Comparator inputs can be externally driven from -0.25 V to (V_{DD}) + 0.25 V without damage or upset. The complete electrical specifications for the Comparator are given in Table 11.1.

The Comparator response time may be configured in software using the CPnMD1-0 bits in register CPTnMD (see SFR Definition 11.2). Selecting a longer response time reduces the amount of power consumed by the comparator. See Table 11.1 for complete timing and current consumption specifications.




Figure 11.1. Comparator Functional Block Diagram



C8051F040/1/2/3/4/5/6/7




Figure 11.2. Comparator Hysteresis Plot

The hysteresis of the Comparator is software-programmable via its Comparator Control register (CPTnCN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in SFR Definition 11.1). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Table 11.1, settings of approximately 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

Comparator interrupts can be generated on either rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "12.3. Interrupt Handler" on page 153**). The rising and/ or falling -edge interrupts are enabled using the comparator's Rising/Falling Edge Interrupt Enable Bits (CPnRIE and CPnFIE) in their respective Comparator Mode Selection Register (CPTnMD), shown in SFR Definition 11.2. These bits allow the user to control which edge (or both) will cause a comparator interrupt. However, the comparator interrupt must also be enabled in the Extended Interrupt Enable Register (EIE1). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator can be obtained at any time by reading the CPnOUT bit. A Comparator is enabled by setting its respective CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.Upon enabling a comparator, the output of the comparator is not immediately valid. Before using a comparator as an interrupt or reset source, software should wait for a minimum of the specified "Power-up time" as specified in Table 11.1, "Comparator Electrical Characteristics," on page 126.



11.1. Comparator Inputs

The Port pins selected as comparator inputs should be configured as analog inputs in the Port 2 Input Configuration Register (for details on Port configuration, see **Section "17.1.3. Configuring Port Pins as Digital Inputs" on page 206**). The inputs for Comparator are on Port 2 as follows:

Comparator Input	Port PIN
CP0+	P2.6
CP0–	P2.7
CP1+	P2.2
CP1–	P2.3
CP2+	P2.4
CP2-	P2.5



SFR Definition 11.1. CPTnCN: Comparator 0, 1, and 2 Control

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CPnEN	I CPnOUT	CPnRIF	CPnFIF	CPnHYP1	CPnHYP0	CPnHYN1	CPnHYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
SFR Addre	ss: CPT0CN: 0x8	8; CPT1CN: 0	x88; CPT2C	N: 0x88				
SFR Pag	es: CPT0CN:page	e 1;CPT1CN:p	age 2; CPT2	CN:page 3				
Bit7:	CPnEN: Com			Please see i	note below.	.)		
	0: Comparate							
	1: Comparate							
Bit6:	CPnOUT: Co			e Flag.				
	0: Voltage on							
	1: Voltage on							
Bit5:	CPnRIF: Cor							
	0: No Compa							ared.
	1: Comparate					e cleared b	y software.	
Bit4:	CPnFIF: Con							
	0: No Compa							
	1: Comparate						by software	
Bits3-2:	CPnHYP1-0:	•		Hysteresis (Control Bits.			
	00: Positive H							
	01: Positive H							
	10: Positive H							
	11: Positive H				_			
Bits1-0:	CPnHYN1-0:			e Hysteresis	Control Bits	S.		
	00: Negative							
	01: Negative							
	10: Negative							
	11: Negative	Hysteresis	= 20 mV.					
	pon enabling a	a comparat	or the out	out of the co	mnarator ie	not immedi	ately valid	Refore
	using a comp	•			•			
	the specified							
	tics," on page				2010 II.I, C	somparator		
	aco, on page	.20.						



SFR Definition 11.2. CPTnMD: Comparator Mode Selection

R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value		
-	-	CPnRIE	CPnFIE	-	-	CPnMD1	CPnMD0	00000010		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
SFR Addre	ss: CPT0MD: 0	x89; CPT1MD:	0x89;CPT2MD): 0x89						
SFR Pa	ge: CPT0MD:pa	ige 1;CPT1MD	page 2; CPT2	MD:page 3						
Bits7-6: UNUSED. Read = 00b, Write = don't care.										
Bit 5:										
	0: Comparator rising-edge interrupt disabled.									
	•	•	lge interrupt							
Bit 4:										
	0: Comparator falling-edge interrupt disabled.									
		•	dge interrup							
Bits3-2:			Write = don							
Bits1-0:			mparator Mo							
	These bits s	select the re	sponse time	e for the Cor	nparator.					
							1			
	Mode	CPnMD1	CPnMD0		cal Respo					
	0	0	0	Fastes	t Response	e Time				
	1	0	1							
	2	1	0		_					
	3	1	1	Lowest F	ower Cons	sumption				
	<u> </u>	4					1			



Table 11.1. Comparator Electrical Characteristics

Parameter	Conditions	Min	Тур	Max	Units
Response Time,	CPn+ – CPn– = 100 mV	—	100	_	ns
Mode 0	CPn+ – CPn– = 10 mV		250	_	ns
Response Time,	CPn+ – CPn– = 100 mV		175	_	ns
Mode 1	CPn+ – CPn– = 10 mV		500	_	ns
Response Time,	CPn+ – CPn– = 100 mV		320	_	ns
Mode 2	CPn+ – CPn– = 10 mV	_	1100	_	ns
Response Time,	CPn+ – CPn– = 100 mV		1050	_	ns
Mode 3	CPn+ – CPn– = 10 mV		5200	_	ns
Common-Mode Rejection Ratio		_	1.5	4	mV/V
Positive Hysteresis 1	CPnHYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CPnHYP1-0 = 01	2	4.5	7	mV
Positive Hysteresis 3	CPnHYP1-0 = 10	4	9	13	mV
Positive Hysteresis 4	CPnHYP1-0 = 11	10	17	25	mV
Negative Hysteresis 1	CPnHYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CPnHYN1-0 = 01	2	4.5	7	mV
Negative Hysteresis 3	CPnHYN1-0 = 10	4	9	13	mV
Negative Hysteresis 4	CPnHYN1-0 = 11	10	17	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		V _{DD} + 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5		+5	mV
Power Supply					
Power Supply Rejection		_	0.1	1	mV/V
Power-up Time		—	10		μs
	Mode 0	—	7.6		μA
Supply Current at DC	Mode 1	- 1	3.2	_	μA
Supply Current at DC	Mode 2	—	1.3		μA
	Mode 3		0.4		μA

 V_{DD} = 3.0 V, -40 to +85 °C unless otherwise specified.



12. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51[™] instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are five 16-bit counter/timers (see description in Section 23), two full-duplex UARTs (see description in Section 21 and Section 22), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 12.2.6), and 8/4 byte-wide I/O Ports (see description in Section 17). The CIP-51 also includes on-chip debug hardware (see description in Section 25), and interfaces directly with the MCUs' analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 12.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- 8/4 Byte-Wide I/O Ports

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security




Figure 12.1. CIP-51 Block Diagram



Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

A JTAG-based serial interface is provided for in-system programming of the Flash program memory and communication with on-chip debug support logic. The re-programmable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watch points, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debug is completely non-intrusive and non-invasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.



12.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51[™] instruction set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51[™] counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

12.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 12.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

12.1.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip XRAM, and accessing on-chip program Flash memory. The Flash access feature provides a mechanism for user software to update program code and use the program memory space for non-volatile data storage (see Section "15. Flash Memory" on page 179). The External Memory Interface provides a fast access to off-chip XRAM (or memory-mapped peripherals) via the MOVX instruction. Refer to Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for details.

Mnemonic	Description	Bytes	Clock Cycles
	Arithmetic Operations		•
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1

 Table 12.1. CIP-51 Instruction Set Summary



C8051F040/1/2/3/4/5/6/7

Mnemonic	Description	Bytes	Clock Cycles	
DEC Rn	Decrement register	1	1	
DEC direct	Decrement direct byte	2	2	
DEC @Ri	Decrement indirect RAM	1	2	
INC DPTR	Increment Data Pointer	1	1	
MUL AB	Multiply A and B	1	4	
DIV AB	Divide A by B	1	8	
DA A	Decimal adjust A	1	1	
	Logical Operations	Ľ		
ANL A, Rn	AND Register to A	1	1	
ANL A, direct	AND direct byte to A	2	2	
ANL A, @Ri	AND indirect RAM to A	1	2	
ANL A, #data	AND immediate to A	2	2	
ANL direct, A	AND A to direct byte	2	2	
ANL direct, #data	AND immediate to direct byte	3	3	
ORL A, Rn	OR Register to A	1	1	
ORL A, direct	OR direct byte to A	2	2	
ORL A, @Ri	OR indirect RAM to A	1	2	
ORL A, #data	OR immediate to A	2	2	
ORL direct, A	OR A to direct byte	2	2	
ORL direct, #data	OR immediate to direct byte	3	3	
XRL A, Rn	Exclusive-OR Register to A	1	1	
XRL A, direct	Exclusive-OR direct byte to A	2	2	
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2	
XRL A, #data	Exclusive-OR immediate to A	2	2	
XRL direct, A	Exclusive-OR A to direct byte	2	2	
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3	
CLRA	Clear A	1	1	
CPLA	Complement A	1	1	
RL A	Rotate A left	1	1	
RLCA	Rotate A left through Carry	1	1	
RR A	Rotate A right	1	1	
RRC A	Rotate A right through Carry	1	1	
SWAP A	Swap nibbles of A	1	1	
	Data Transfer		1	
MOV A, Rn	Move Register to A	1	1	
MOV A, direct	Move direct byte to A	2	2	
MOV A, @Ri	Move indirect RAM to A	1	2	
MOV A, #data	Move immediate to A	2	2	
MOV Rn, A	Move A to Register	1	1	
MOV Rn, direct	Move direct byte to Register	2	2	
MOV Rn, #data	Move immediate to Register	2	2	
MOV direct, A	Move A to direct byte	2	2	
MOV direct, Rn	Move Register to direct byte	2	2	
MOV direct, direct	Move direct byte to direct byte	3	3	
MOV direct, @Ri	Move indirect RAM to direct byte	2	2	

Table 12.1. CIP-51 Instruction Set Summary (Continued)



Mnemonic	Inemonic Description		Clock Cycles	
MOV direct, #data	Move immediate to direct byte	3	3	
MOV @Ri, A	Move A to indirect RAM	1	2	
MOV @Ri, direct	Move direct byte to indirect RAM	2	2	
MOV @Ri, #data	Move immediate to indirect RAM	2	2	
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3	
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3	
MOVC A, @A+PC	Move code byte relative PC to A	1	3	
MOVX A, @Ri	Move external data (8-bit address) to A	1	3	
MOVX @Ri, A	Move A to external data (8-bit address)	1	3	
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3	
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3	
PUSH direct	Push direct byte onto stack	2	2	
POP direct	Pop direct byte from stack	2	2	
XCH A, Rn	Exchange Register with A	1	1	
XCH A, direct	Exchange direct byte with A	2	2	
XCH A, @Ri	Exchange indirect RAM with A	1	2	
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2	
	Boolean Manipulation	I	1	
CLR C	Clear Carry	1	1	
CLR bit	Clear direct bit	2	2	
SETB C	Set Carry	1	1	
SETB bit	Set direct bit	2	2	
CPL C	Complement Carry	1	1	
CPL bit	Complement direct bit	2	2	
ANL C, bit	AND direct bit to Carry	2	2	
ANL C, /bit	AND complement of direct bit to Carry	2	2	
ORL C, bit	OR direct bit to carry	2	2	
ORL C, /bit	OR complement of direct bit to Carry	2	2	
MOV C, bit	Move direct bit to Carry	2	2	
MOV bit, C	Move Carry to direct bit	2	2	
JC rel	Jump if Carry is set	2	2/3	
JNC rel	Jump if Carry is not set	2	2/3	
JB bit, rel	Jump if direct bit is set	3	3/4	
JNB bit, rel	Jump if direct bit is not set	3	3/4	
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4	
·	Program Branching			
ACALL addr11	Absolute subroutine call	2	3	
LCALL addr16	Long subroutine call	3	4	
RET	Return from subroutine	1	5	
RETI	Return from interrupt	1	5	
AJMP addr11	Absolute jump	2	3	
LJMP addr16	Long jump	3	4	
SJMP rel	Short jump (relative address)	2	3	
JMP @A+DPTR	Jump indirect relative to DPTR	1	3	
JZ rel	Jump if A equals zero	2	2/3	

Table 12.1. CIP-51 Instruction Set Summary (Continued)



C8051F040/1/2/3/4/5/6/7

Mnemonic	Description	Bytes	Clock Cycles
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1

Table 12.1. CIP-51 Instruction Set Summary (Continued)

Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64 kB program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted © Intel Corporation 1980.



12.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 64k bytes of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 12.2.




Figure 12.2. Memory Map

12.2.1. Program Memory

The CIP-51 has a 64 kB program memory space. The MCU implements 64 kB (C8051F040/1/2/3/4/5) and 32 kB (C8051F046/7) of this program memory space as in-system re-programmed Flash memory, organized in a contiguous block from addresses 0x0000 to 0xFFFF (C8051F040/1/2/3/4/5) and 0x0000 to 0x7FFF (C8051F046/7). Note: 512 bytes from 0xFE00 to 0xFFFF (C8051F040/1/2/3/4/5 only) of this memory are reserved for factory use and are not available for user program storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "15. Flash Memory" on page 179 for further details.



12.2.2. Data Memory

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFR's. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 12.2 illustrates the data memory organization of the CIP-51.

12.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in SFR Definition 12.8). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

12.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

12.2.5. Stack

A programmer's stack can be located anywhere in the 256 byte data memory. The stack area is designated using the Stack Pointer (SP, address 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07; the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record which is accessed by the debug logic. The stack record is a 32-bit shift register, where each PUSH or increment SP pushes one record bit onto the register, and each CALL pushes two record bits onto the register. (A POP or decrement SP pops one record bit,



and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.

12.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFR's). The SFR's provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFR's found in a typical 8051 implementation as well as implementing additional SFR's used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51[™] instruction set. Table 12.2 lists the SFR's implemented in the CIP-51 System Controller.

The SFR registers are accessed whenever the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFR's with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFR's are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.

12.2.6.1. SFR Paging

The CIP-51 features *SFR paging*, allowing the device to map many SFR's into the 0x80 to 0xFF memory address space. The SFR memory space has 256 *pages*. In this way, each memory location from 0x80 to 0xFF can access up to 256 SFR's. The C8051F04x family of devices utilizes five SFR pages: 0, 1, 2, 3, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see SFR Definition 12.2). The procedure for reading and writing an SFR is as follows:

- 1. Select the appropriate SFR page number using the SFRPAGE register.
- 2. Use direct accessing mode to read or write the special function register (MOV instruction).

12.2.6.2. Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte *SFR Page Stack*. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST (0x00 if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.



C8051F040/1/2/3/4/5/6/7




Figure 12.3. SFR Page Stack

Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFRPGCN). This function defaults to 'enabled' upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) is provided in Table 12.2. in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Note that certain SFR's are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFR's are accessible from all SFR pages regardless of the SFRPAGE register value.

12.2.6.3. SFR Page Stack Example

The following is an example of a C8051F040 device that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 8-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to *high* priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to *low* priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 12.4 below.






Figure 12.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5

While CIP-51 executes in-line code (writing values to Port 5 in this example), an ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0x0F) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFR's is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the "top" of the SFR Page Stack. Software can now access the ADC2 SFR's. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFR's that are not on SFR Page 0x02. See Figure 12.5.






Figure 12.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs

While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRPAGE register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 12.6 below.






Figure 12.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR

On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page 0x00 used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFR's as it did prior to the PCA interrupt. Likewise, the contents of SFRLAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 12.7 below.



C8051F040/1/2/3/4/5/6/7




Figure 12.7. SFR Page Stack Upon Return From PCA Interrupt

On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 12.8 below.



140





Figure 12.8. SFR Page Stack Upon Return From ADC2 Window Interrupt

Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.


Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See SFR Definition 12.1.





SFR Definition 12.1. SFR Page Control Register: SFRPGCN

SFR Definition 12.2. SFR Page Register: SFRPAGE





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_ Reset Value	
								0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
							SFR Address SFR Page	: 0x85 : All Pages	
3its7-0:	SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is third entry. The SFRPAGE, SFRSTACK, and SFRLAST bytes may be used alter the context in the SFR Page Stack. Only interrupts and returns from interrupt service routines push and pop the SFR Page Stack. (See Section 12.2.6.2 and Section 12.2.6.3 for further information.)								
Write: Sets the SFR Page contained in the second byte of the SFR Stack. This will cause the SFRPAGE SFR to have this SFR page value upon a return from interrupt.									
	SFRPAGE S	FR to have	this SFR p	age value u	pon a retur	n from inter	rupt.		

SFR Definition 12.4. SFR Last Register: SFRLAST

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_ Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address	s: 0x86
							SFR Page	: All Pages
	Stack: SFRP entry. The SF not cause the routine push Write: Sets the SFF have this SF	FR stack by e stack to 'p and pop th R Page in th	tes may be bush' or 'po e SFR Pagi e last entry	used alter p'. Only inte e Stack.	the context rrupts and Stack. This	in the SFR returns fron	Page Stack	k, and will upt service



A D D R E S S	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)	SFR P A G E
F8	SPIOCN CANOCN P7	PCA0L	PCA0H	PCA0CPL0	PCA0CPH0	PCA0CPL1	PCA0CPH1	WDTCN (ALL PAGES)	0 1 2 3 F
F0	B (ALL PAGES)						EIP1 (ALL PAGES)	EIP2 (ALL PAGES)	0 1 2 3 F
E8	ADC0CN ADC2CN P6	PCA0CPL2	PCA0CPH2	PCA0CPL3	PCA0CPH3	PCA0CPL4	PCA0CPH4	RSTSRC	0 1 2 3 F
E0	ACC (ALL PAGES)	PCA0CPL5 XBR0	PCA0CPH5 XBR1	XBR2	XBR3		EIE1 (ALL PAGES)	EIE2 (ALL PAGES)	0 1 2 3 F
D8	PCA0CN CAN0DATL P5	PCA0MD CAN0DATH	PCA0CPM0 CAN0ADR	PCA0CPM1 CAN0TST	PCA0CPM2	PCA0CPM3	PCA0CPM4	PCA0CPM5	0 1 2 3 F
D0	PSW (ALL PAGES)	REF0CN	DAC0L DAC1L	DAC0H DAC1H	DAC0CN DAC1CN		HVA0CN		0 1 2 3 F
C8	TMR2CN TMR3CN TMR4CN P4	TMR2CF TMR3CF TMR4CF	RCAP2L RCAP3L RCAP4L	RCAP2H RCAP3H RCAP4H	TMR2L TMR3L TMR4L	TMR2H TMR3H TMR4H		SMB0CR	0 1 2 3 F
C0	SMB0CN CAN0STA	SMB0STA	SMB0DAT	SMB0ADR	ADC0GTL ADC2GT	ADC0GTH	ADC0LTL ADC2LT	ADC0LTH	0 1 2 3 F
B8	IP (ALL PAGES)	SADEN0	AMX0CF AMX2CF	AMX0SL AMX2SL	ADC0CF ADC2CF	AMX0PRT	ADC0L ADC2	ADC0H	0 1 2 3 F
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)	

Table 12.2. Special Function Register (SFR) Memory Map



C8051F040/1/2/3/4/5/6/7

A D D R E S S	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)	SFR P A G E
во	P3 (ALL PAGES)							FLSCL	0 1 2 3 F
<mark>8</mark>	IE (ALL PAGES)	SADDR0				P1MDIN	P2MDIN	P3MDIN	0 1 2 3 F
A0	P2 (ALL PAGES)	EMIOTC	EMIOCN	EMI0CF	POMDOUT	P1MDOUT	P2MDOUT	P3MDOUT	0 1 2 3 F
98	SCON0 SCON1	SBUF0 SBUF1	SPI0CFG	SPIODAT	P4MDOUT	SPI0CKR P5MDOUT	P6MDOUT	P7MDOUT	0 1 2 3 F
90	P1 (ALL PAGES)	SSTA0					SFRPGCN	CLKSEL	0 1 2 3 F
88	TCON CPT0CN CPT1CN CPT2CN	TMOD CPT0MD CPT1MD CPT2MD	TL0 OSCICN	TL1 OSCICL	TH0 OSCXCN	TH1	CKCON	PSCTL	0 1 2 3 F
80	P0 (ALL PAGES)	SP (ALL PAGES)	DPL (ALL PAGES)	DPH (All Pages)	SFRPAGE (All Pages)	SFRNEXT (ALL PAGES)	SFRLAST (ALL PAGES)		0 1 2 3 F
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)	

Table 12.2. Special Function Register (SFR) Memory Map (Continued)



Table 12.3. Special Function Registers

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
ACC	0xE0	All Pages	Accumulator	page 152
ADC0CF	0xBC	0	ADC0 Configuration	page 58 ¹ , page 80 ²
ADC0CN	0xE8	0	ADC0 Control	page 59 ¹ , page 81 ²
ADC0GTH	0xC5	0	ADC0 Greater-Than High	page 62 ¹ , page 84 ²
ADC0GTL	0xC4	0	ADC0 Greater-Than Low	page 62 ¹ , page 84 ²
ADC0H	0xBF	0	ADC0 Data Word High	page 60^1 , page 82^2
ADC0L	0xBE	0	ADC0 Data Word Low	page 60^1 , page 82^2
ADCOLTH	0xC7	0	ADC0 Less-Than High	page 62^1 , page 84^2
ADC0LTL	0xC6	0	ADC0 Less-Than Low	page 63 ¹ , page 85 ²
ADC2 ³	0xBE	2	ADC2 Data Word	page 99
ADC2CF ³	0xBC	2	ADC2 Analog Multiplexer Configuration	page 95
ADC2CN ³	0xE8	2	ADC2 Control	page 98
ADC2GT ³	0xC4	2	ADC2 Window Comparator Greater-Than	page 100
ADC2LT ³	0xC6	2	ADC2 Window Comparator Less-Than	page 100
AMX0CF	0xBA	0	ADC0 Multiplexer Configuration	page 49 ¹ , page 71 ²
AMX0PRT	0xBD	0	ADC0 Port 3 I/O Pin Select	page 51
AMX0SL	0xBB	0	ADC0 Multiplexer Channel Select	page 49 ¹ , page 71 ²
AMX2CF ³	0xBA	2	ADC2 Multiplexer Configuration	page 97
AMX2SL ³	0xBB	2	ADC2 Multiplexer Channel Select	page 95
В	0xF0	All Pages	B Register	page 152
CAN0ADR	0xDA	1	CAN0 Address	page 213
CAN0CN	0xF8	1	CAN0 Control	page 213
CAN0DATH	0xD9	1	CAN0 Data Register High	page 212
CAN0DATL	0xD8	1	CAN0 Data Register Low	page 212
CAN0STA	0xC0	1	CAN0 Status	page 214
CAN0TST	0xDB	1	CAN0 Test Register	page 214
CKCON	0x8E	0	Clock Control	page 295
CLKSEL	0x97	F	Oscillator Clock Selection Register	page 175
CPT0MD	0x89	1	Comparator 0 Mode Selection	page 125
CPT1MD	0x89	2	Comparator 1 Mode Selection	page 125
CPT2MD	0x89	3	Comparator 2 Mode Selection	page 125
CPT0CN	0x88	1	Comparator 0 Control	page 124
CPT1CN	0x88	2	Comparator 1 Control	page 124
CPT2CN	0x88	3	Comparator 2 Control	page 124
DAC0CN ³	0xD4	0	DAC0 Control	page 108
DAC0H ³	0xD3	0	DAC0 High	page 107
DAC0L ³	0xD2	0	DAC0 Low	page 107
DAC1CN ³	0xD4	1	DAC1 Control	page 110
DAC1H ³	0xD3	1	DAC1 High Byte	page 109



Table 12.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
DAC1L ³	0xD2	1	DAC1 Low Byte	page 109
DPH	0x83	All Pages	Data Pointer High	page 150
DPL	0x82	All Pages	Data Pointer Low	page 150
EIE1	0xE6	All Pages	Extended Interrupt Enable 1	page 159
EIE2	0xE7	All Pages	Extended Interrupt Enable 2	page 160
EIP1	0xF6	All Pages	Extended Interrupt Priority 1	page 161
EIP2	0xF7	All Pages	Extended Interrupt Priority 2	page 162
EMI0CF	0xA3	0	EMIF Configuration	page 190
EMI0CN	0xA2	0	External Memory Interface Control	page 189
EMI0TC	0xA1	0	EMIF Timing Control	page 195
FLACL	0xB7	F	Flash Access Limit	page 184
FLSCL	0xB7	0	Flash Scale	page 184
HVA0CN	0xD6	0	High Voltage Differential Amp Control	page 53 ¹ , page 75 ²
IE	0xA8	All Pages	Interrupt Enable	page 157
IP	0xB8	All Pages	Interrupt Priority	page 158
OSCICL	0x8B	F	Internal Oscillator Calibration	page 174
OSCICN	0x8A	F	Internal Oscillator Control	page 174
OSCXCN	0x8C	F	External Oscillator Control	page 176
P0	0x80	All Pages	Port 0 Latch	page 215
POMDOUT	0xA4	F	Port 0 Output Mode Configuration	page 216
P1	0x90	All Pages	Port 1 Latch	page 216
P1MDIN	0xAD	F	Port 1 Input Mode Configuration	page 217
P1MDOUT	0xA5	F	Port 1 Output Mode Configuration	page 217
P2	0xA0	All Pages	Port 2 Latch	page 218
P2MDIN	0xAE	F	Port 2 Input Mode Configuration	page 218
P2MDOUT	0xA6	F	Port 2 Output Mode Configuration	page 219
P3	0xB0	All Pages	Port 3 Latch	page 219
P3MDIN	0xAF	F	Port 3 Input Mode Configuration	page 220
P3MDOUT	0xA7	F	Port 3 Output Mode Configuration	page 220
P4 ⁴	0xC8	F	Port 4 Latch	page 222
P4MDOUT ⁴	0x9C	F	Port 4 Output Mode Configuration	page 222
P5 ⁴	0xD8	F	Port 5 Latch	page 223
P5MDOUT ⁴	0x9D	F	Port 5 Output Mode Configuration	page 223
P6 ⁴	0xE8	F	Port 6 Latch	page 224
P6MDOUT ⁴	0x9E	F	Port 6 Output Mode Configuration	page 224
P7 ⁴	0xF8	F	Port 7 Latch	page 225
P7MDOUT ⁴	0x9F	F	Port 7 Output Mode Configuration	page 225
PCA0CN	0xD8	0	PCA Control	page 314
PCA0CPH0	0xFC	0	PCA Capture 0 High	page 318
PCA0CPH1	0xFE	0	PCA Capture 1 High	page 318
PCA0CPH2	0xEA	0	PCA Capture 2 High	page 318
PCA0CPH3	0xEC	0	PCA Capture 3 High	page 318



Table 12.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
PCA0CPH4	0xEE	0	PCA Capture 4 High	page 318
PCA0CPH5	0xE2	0	PCA Capture 5 High	page 318
PCA0CPL0	0xFB	0	PCA Capture 0 Low	page 318
PCA0CPL1	0xFD	0	PCA Capture 1 Low	page 318
PCA0CPL2	0xE9	0	PCA Capture 2 Low	page 318
PCA0CPL3	0xEB	0	PCA Capture 3 Low	page 318
PCA0CPL4	0xED	0	PCA Capture 4 Low	page 318
PCA0CPL5	0xE1	0	PCA Capture 5 Low	page 318
PCA0CPM0	0xDA	0	PCA Module 0 Mode Register	page 316
PCA0CPM1	0xDB	0	PCA Module 1 Mode Register	page 316
PCA0CPM2	0xDC	0	PCA Module 2 Mode Register	page 316
PCA0CPM3	0xDD	0	PCA Module 3 Mode Register	page 316
PCA0CPM4	0xDE	0	PCA Module 4 Mode Register	page 316
PCA0CPM5	0xDF	0	PCA Module 5 Mode Register	page 316
PCA0H	0xFA	0	PCA Counter High	page 317
PCA0L	0xF9	0	PCA Counter Low	page 317
PCA0MD	0xD9	0	PCA Mode	page 315
PCON	0x87	All Pages	Power Control	page 164
PSCTL	0x8F	0	Program Store R/W Control	page 185
PSW	0xD0	All Pages	Program Status Word	page 151
RCAP2H	0xCB	0	Timer/Counter 2 Capture/Reload High	page 303
RCAP2L	0xCA	0	Timer/Counter 2 Capture/Reload Low	page 303
RCAP3H	0xCB	1	Timer/Counter 3 Capture/Reload High	page 303
RCAP3L	0xCA	1	Timer/Counter 3 Capture/Reload Low	page 303
RCAP4H	0xCB	2	Timer/Counter 4 Capture/Reload High	page 303
RCAP4L	0xCA	2	Timer/Counter 4 Capture/Reload Low	page 303
REF0CN	0xD1	0	Programmable Voltage Reference Control	page 114 ⁴ , page 118 ⁵
RSTSRC	0xEF	0	Reset Source Register	page 170
SADDR0	0xA9	0	UART 0 Slave Address	page 276
SADEN0	0xB9	0	UART 0 Slave Address Enable	page 276
SBUF0	0x99	0	UART 0 Data Buffer	page 276
SBUF1	0x99	1	UART 1 Data Buffer	page 283
SCON0	0x98	0	UART 0 Control	page 274
SCON1	0x98	1	UART 1 Control	page 282
SFRPAGE	0x84	All Pages	SFR Page Register	page 142
SFRPGCN	0x96	F	SFR Page Control Register	page 142
SFRNEXT	0x85	All Pages	SFR Next Page Stack Access Register	page 143
SFRLAST	0x86	All Pages	SFR Last Page Stack Access Register	page 143
SMB0ADR	0xC3	0	SMBus Slave Address	page 250
SMB0CN	0xC0	0	SMBus Control	page 247
SMB0CR	0xCF	0	SMBus Clock Rate	page 248
SMB0DAT	0xC2	0	SMBus Data	page 249
SMB0STA	0xC1	0	SMBus Status	page 251
SP	0x81	All Pages	Stack Pointer	page 150



148

Table 12.3. Special Function Registers (Continued)

SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
SPI0CFG	0x9A	0	SPI Configuration	page 261
SPI0CKR	0x9D	0	SPI Clock Rate Control	page 263
SPIOCN	0xF8	0	SPI Control	page 262
SPI0DAT	0x9B	0	SPI Data	page 264
SSTA0	0x91	0	UART0 Status and Clock Selection	page 275
TCON	0x88	0	Timer/Counter Control	page 293
TH0	0x8C	0	Timer/Counter 0 High	page 296
TH1	0x8D	0	Timer/Counter 1 High	page 296
TL0	0x8A	0	Timer/Counter 0 Low	page 295
TL1	0x8B	0	Timer/Counter 1 Low	page 296
TMOD	0x89	0	Timer/Counter Mode	page 294
TMR2CF	0xC9	0	Timer/Counter 2 Configuration	page 302
TMR2CN	0xC8	0	Timer/Counter 2 Control	page 301
TMR2H	0xCD	0	Timer/Counter 2 High	page 304
TMR2L	0xCC	0	Timer/Counter 2 Low	page 303
TMR3CF	0xC9	1	Timer/Counter 3 Configuration	page 302
TMR3CN	0xC8	1	Timer 3 Control	page 301
TMR3H	0xCD	1	Timer/Counter 3 High	page 304
TMR3L	0xCC	1	Timer/Counter 3 Low	page 303
TMR4CF	0xC9	2	Timer/Counter 4 Configuration	page 302
TMR4CN	0xC8	2	Timer/Counter 4 Control	page 301
TMR4H	0xCD	2	Timer/Counter 4 High	page 304
TMR4L	0xCC	2	Timer/Counter 4 Low	page 303
WDTCN	0xFF	All Pages	Watchdog Timer Control	page 169
XBR0	0xE1	F	Port I/O Crossbar Control 0	page 212
XBR1	0xE2	F	Port I/O Crossbar Control 1	page 213
XBR2	0xE3	F	Port I/O Crossbar Control 2	page 214
XBR3	0xE4	F	Port I/O Crossbar Control 3	page 215
0x97, 0xA2, 0xCE, 0xDF	0xB3, 0xB4,		Reserved	

Notes:

1. Refers to a register in the C8051F040 only.

2. Refers to a register in the C8051F041 only.

3. Refers to a register in C8051F040/1/2/3 only.


4. Refers to a register in the C8051F040/2/4/6 only.


5. Refers to a register in the C8051F041/3/5/7 only.




12.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic 1. Future product versions may use these bits to implement new features, in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the data sheet associated with their corresponding system function.






SFR Definition 12.6. DPL: Data Pointer Low Byte



SFR Definition 12.7. DPH: Data Pointer High Byte





SFR Definition 12.8. PSW: Program Status Word

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0xD0 : All Pages
Bit7:	CY: Carry I	-lag.						
		•	e last arithmet	tic operatio	n resulted	in a carry (a	ddition) or a	borrow
	•	,	red to 0 by all	other arith	metic oper	ations.		
Bit6:		ry Carry Fla	0					
			last arithmeti					
			nigh order nib	ble. It is clo	eared to 0	by all other	arithmetic o	perations.
Bit5:	F0: User Fl	0						
			le, general pu	urpose flag	for use un	der software	e control.	
Bits4-3:		Register Ba		1			_	
	I nese bits	select which	n register ban	ik is used c	iuring regis	ster accesse	S.	
	RS1	RS0 R	egister Bank	Addr	ess			
	RS1 0	RS0 R	egister Bank 0	Addr 0x00–				
			-		0x07			
	0	0	0	0x00-	0x07 0x0F			
	0	0 1	0	0x00- 0x08-	0x07 0x0F 0x17			
	0 0 1	0 1 0	0 1 2	0x00- 0x08- 0x10-	0x07 0x0F 0x17			
Bit2:	0 0 1 1 0V: Overflo	0 1 0 1 2 w Flag.	0 1 2 3	0x00- 0x08- 0x10- 0x18-	0x07 0x0F 0x17 0x1F			
Bit2:	0 0 1 1 OV: Overflo This bit is s	0 1 0 1 2 2 2 3 2 3 2 3 3 2 3 3 2 3 3 3 3 3 3	0 1 2 3 er the followin	0x00- 0x08- 0x10- 0x18- g circumst	0x07 0x0F 0x17 0x1F ances:			
Bit2:	0 0 1 1 OV: Overflo This bit is s • An AD	0 1 0 1 bw Flag. to 1 unde D, ADDC, o	0 1 2 3 er the followin r SUBB instru	0x00– 0x08– 0x10– 0x18– og circumst	0x07 0x0F 0x17 0x1F ances: ses a sign-o			
Bit2:	0 0 1 1 OV: Overflo This bit is s • An AD • A MUL	0 1 0 1 Dw Flag. D, ADDC, o instruction	0 1 2 3 er the followin r SUBB instru results in an	0x00- 0x08- 0x10- 0x18- g circumst uction caus overflow (r	0x07 0x0F 0x17 0x1F ances: ses a sign-c esult is gre			
Bit2:	0 0 1 1 OV: Overflo This bit is s • An AD • A MUL • A DIV	0 1 0 1 ow Flag. et to 1 unde D, ADDC, o instruction instruction	0 1 2 3 er the followin r SUBB instru results in an causes a divid	0x00- 0x08- 0x10- 0x18- g circumst uction caus overflow (r de-by-zero	0x07 0x0F 0x17 0x1F ances: ses a sign-c result is gre condition.	eater than 28	55).	
Bit2:	0 0 1 1 OV: Overflo This bit is s • An AD • A MUL • A DIV The OV bit	0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 er the followin r SUBB instru results in an	0x00- 0x08- 0x10- 0x18- g circumst uction caus overflow (r de-by-zero	0x07 0x0F 0x17 0x1F ances: ses a sign-c result is gre condition.	eater than 28	55).	in all
-	0 0 1 1 0V: Overflo This bit is s • An AD • A MUL • A DIV The OV bit other cases	0 1 0 1 bw Flag. tet to 1 under D, ADDC, or instruction of instruction of is cleared to s.	0 1 2 3 er the followin r SUBB instru results in an causes a divid	0x00- 0x08- 0x10- 0x18- g circumst uction caus overflow (r de-by-zero	0x07 0x0F 0x17 0x1F ances: ses a sign-c result is gre condition.	eater than 28	55).	in all
-	0 0 1 1 0V: Overflo This bit is s • An AD • A MUL • A DIV The OV bit other cases F1: User Fl	0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 er the followin r SUBB instru results in an causes a divid o 0 by the AD	0x00- 0x08- 0x10- 0x18- eg circumst uction caus overflow (r de-by-zero D, ADDC,	0x07 0x0F 0x17 0x1F ances: ances: ess a sign-o esult is gre condition. SUBB, MU	eater than 25	55). instructions	in all
Bit1:	0 0 1 1 0V: Overflo This bit is s • An AD • A MUL • A DIV The OV bit other cases F1: User FI This is a bit	0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 er the followin r SUBB instru results in an causes a divid	0x00- 0x08- 0x10- 0x18- eg circumst uction caus overflow (r de-by-zero D, ADDC,	0x07 0x0F 0x17 0x1F ances: ances: ess a sign-o esult is gre condition. SUBB, MU	eater than 25	55). instructions	in all
-	0 0 1 1 0V: Overflo This bit is s • An AD • A MUL • A DIV The OV bit other cases F1: User FI This is a bir PARITY: Pa	0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 er the followin r SUBB instru results in an causes a divid o 0 by the AD	0x00- 0x08- 0x10- 0x18- g circumst uction caus overflow (r de-by-zero D, ADDC, urpose flag	0x07 0x0F 0x17 0x1F ances: ees a sign-c esult is gre condition. SUBB, MU for use un	eater than 25	55). instructions e control.	
Bit1:	0 0 1 1 0V: Overflo This bit is s • An AD • A MUL • A DIV The OV bit other cases F1: User FI This is a bir PARITY: Pa	0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 2 3 er the followin r SUBB instru results in an causes a divid o 0 by the AD	0x00- 0x08- 0x10- 0x18- g circumst uction caus overflow (r de-by-zero D, ADDC, urpose flag	0x07 0x0F 0x17 0x1F ances: ees a sign-c esult is gre condition. SUBB, MU for use un	eater than 25	55). instructions e control.	




C8051F040/1/2/3/4/5/6/7

SFR Definition 12.9. ACC: Accumulator

R/W ACC.7	R/W ACC.6	R/W ACC.5	R/W ACC.4	R/W ACC.3	R/W ACC.2	R/W ACC.1	R/W ACC.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	s: 0xE0 e: All Pages
	ACC: Accum This register		mulator for	arithmetic o	operations.			

SFR Definition 12.10. B: B Register





12.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 20 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. The interrupt-pending flag is set to logic 1 regard-less of the interrupt's enable/disable state.

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Note: Any instruction that clears the EA bit should be immediately followed by an instruction that has two or more opcode bytes. For example:

// in 'C': EA = 0; // clear EA bit EA = 0; // ... followed by another 2-byte opcode ; in assembly: CLR EA ; clear EA bit CLR EA ; ... followed by another 2-byte opcode

If an interrupt is posted during the execution phase of a "CLR EA" opcode (or any instruction which clears the EA bit), and the instruction is followed by a single-cycle instruction, the interrupt may be taken. However, a read of the EA bit will return a '0' inside the interrupt service routine. When the "CLR EA" opcode is followed by a multi-cycle instruction, the interrupt will not be taken.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

12.3.1. MCU Interrupt Sources and Vectors

The MCUs support 20 interrupt sources. Software can simulate an interrupt event by setting any interruptpending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 12.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



12.3.2. External Interrupts

The external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or activelow edge-sensitive inputs depending on the setting of bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interruptpending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	SFRPAGE (SFRPGEN = 1)	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	0	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	0	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	0	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	0	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	0	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y		0	ES0 (IE.4)	PS0 (IP.4)
Timer 2	0x002B	5	TF2 (TMR2CN.7)	Y		0	ET2 (IE.5)	PT2 (IP.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y		0	ESPI0 (EIE1.0)	PSPI0 (EIP1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	Y		0	ESMB0 (EIE1.1)	PSMB0 (EIP1.1)
ADC0 Window Comparator	0x0043	8	AD0WINT (ADC0CN.2)	Y		0	EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y		0	EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator 0	0x0053	10	CP0FIF/CP0RIF (CPT0CN.4/.5)			1	CP0IE (EIE1.4)	PCP0 (EIP1.4)

Table 12.4. Interrupt Summary



Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	SFRPAGE (SFRPGEN = 1)	Enable Flag	Priority Control
Comparator 1	0x005B	11	CP1FIF/CP1RIF (CPT1CN.4/.5)			2	CP1IE (EIE1.5)	PCP1 (EIP1.5)
Comparator 2	0x0063	12	CP2FIF/CP2RIF (CPT2CN.4/.5)			3	CP2IE (EIE1.6)	PCP2 (EIP1.6)
Timer 3	0x0073	14	TF3 (TMR3CN.7)			1	ET3 (EIE2.0)	PT3 (EIP2.0)
ADC0 End of Conversion	0x007B	15	ADC0INT (ADC0CN.5)	Y		0	EADC0 (EIE2.1)	PADC0 (EIP2.1)
Timer 4	0x0083	16	TF4 (TMR4CN.7)			2	ET4 (EIE2.2)	PT4 (EIP2.2)
ADC2 Window Comparator	0x0093	17	AD2WINT (ADC2CN.0)			2	EWADC2 (EIE2.3)	PWADC2 (EIP2.3)
ADC2 End of Conversion	0x008B	18	ADC2INT (ADC1CN.5)			2	EADC1 (EIE2.4)	PADC1 (EIP2.4)
CAN Interrupt	0x009B	19	CAN0CN.7		Y	1	ECAN0 (EIE2.5)	PCAN0 (EIP2.5)
UART1	0x00A3	20	RI1 (SCON1.0) TI1 (SCON1.1)			1	ES1 (EIE2.6)	PS1 (EIP2.6)

 Table 12.4. Interrupt Summary (Continued)



12.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 12.4.

12.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. The fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the slowest response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

12.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).



SFR Definition 12	.11. IE: Int	errupt Enable
-------------------	--------------	---------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressabl
							SFR Addres SFR Pag	
Bit7:	EA: Enable A	All Interrupt	s.					
	This bit globa	ally enable	s/disables a	ll interrupts	. It override	s the indivi	dual interru	pt mask set-
	tings.							
	0: Disable all							
5.10	1: Enable ea			to its indivi	dual mask s	setting.		
Bit6:	IEGF0: Gene		•		.	hand		
Bit5:	This is a gen			se under so	onware con	Irol.		
םווט.	ET2: Enable This bit sets		•	or 2 intorru	unt			
	0: Disable Ti		•		ipi.			
	1: Enable int		•	ited hy the	TF2 flag			
Bit4:	ES0: Enable		•		n 2 nag.			
	This bit sets		•	RT0 interru	ıpt.			
	0: Disable U/		•		F -			
	1: Enable UA		•					
Bit3:	ET1: Enable	Timer 1 In	terrupt.					
	This bit sets			er 1 interru	ıpt.			
	0: Disable all							
	1: Enable inter			ited by the	TF1 flag.			
Bit2:	EX1: Enable		•					
	This bit sets		•	al interrupt	1.			
	0: Disable ex		•	مالا برا ام				
Bit1:	1: Enable inter		•	ited by the	/INTT pin.			
DILI.	ET0: Enable This bit sets		•	or 0 intorru	unt			
	0: Disable all		•		ipt.			
	1: Enable int			ited by the	TE0 flag			
Bit0:	EX0: Enable		•		n o nag.			
	This bit sets			l interrupt	0.			
	0: Disable ex				-			



C8051F040/1/2/3/4/5/6/7

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	PT2	PS0	PT1	PX1	PT0	PX0	1100000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Addres SFR Pag	s: 0xB8 je: All Pages
Bits7-6:	UNUSED. R	ead = 11b,	Write = don	l't care.				
Bit5:	PT2: Timer 2	Interrupt F	Priority Cont	rol.				
	This bit sets	the priority	of the Time	r 2 interrup	t.			
	0: Timer 2 int				evel.			
	1: Timer 2 int		0 1					
Bit4:	PS0: UART0	•						
	This bit sets							
	0: UART0 int				evel.			
D:10.	1: UART0 int		• •					
Bit3:	PT1: Timer 1							
	This bit sets 0: Timer 1 int			•				
	1: Timer 1 inf				evel.			
Bit2:	PX1: Externa	•	• •					
DILZ.	This bit sets				ot 1 interrup	t		
	0: External Ir							
	1: External Ir							
Bit1:	PT0: Timer 0							
	This bit sets	the priority	of the Time	r 0 interrup	t.			
	0: Timer 0 int	terrupt prio	rity set to lo	w priority le	evel.			
	1: Timer 0 int	•	• •					
Bit0:	PX0: Externa							
	This bit sets					t.		
	0: External Ir			•				
	1: External Ir	nterrupt 0 s	et to hiah p	riority level.				

SFR Definition 12.12. IP: Interrupt Priority



SFR Definition 12.13. EIE1: Extended I	Interrupt Enable 1
--	--------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
	CP2IE	CP1IE	CP0IE	EPCA0	EWADC0	ESMB0	ESPI0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address					
							SFR Page	e: All Pages				
Bit7:	Reserved. R	ead = 0b V	Vrite = don'	t care								
Bit6:	CP2IE: Enal											
	This bit sets											
	0: Disable C		•									
	1: Enable inf	errupt requ	ests genera	ated by the	CP2IF flag.							
Bit6:	CP1IE: Enal											
	This bit sets		•	1 interrupt.								
	0: Disable C											
Dilo	1: Enable inf				CP1IF flag.							
Bit6:	CP0IE: Enal											
	This bit sets 0: Disable C			o interrupt.								
	1: Enable inf			ated by the								
Bit3:	EPCA0: Ena					rrunt						
Dito.	This bit sets					inupt.						
	0: Disable al											
	1: Enable int		•	ated by PC	٩0.							
Bit2:	EWADC0: E											
	This bit sets	This bit sets the masking of ADC0 Window Comparison interrupt.										
	0: Disable A											
	1: Enable Int						ns.					
Bit1:	ESMB0: Ena					rrupt.						
	This bit sets		•	Bus interru	pt.							
	0: Disable al											
Bit0:	1: Enable inf ESPI0: Enab											
DILU.	This bit sets		•	•	io) menupi.							
	0: Disable al		•	iteriupi.								
	1: Enable Int			ated by the	SPI0 flag							
			este genere		er is nag.							



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	ES1	ECAN0	EADC2	EWADC2	ET4	EADC0	ET3	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	
							SFR Pag	je: All Pages
Bit7:	Reserved							
Bit6:	ES1: Enable	UART1 In	terrupt					
Bito.			•	ART1 interrup	ot			
	0: Disable U		•					
	1: Enable U							
Bit5:	ECAN0: Ena		•	terrupt.				
				N Controller	Interrupt.			
	0: Disable C							
				ated by the C	CAN Contro	oller.		
Bit4:				nversion Inter			3 only).	
	This bit sets	the maskin	g of the AD	C2 End of C	onversion	interrupt.	• •	
	0: Disable A	DC2 End of	f Conversio	on interrupt.				
	1: Enable in	terrupt requ	lests gener	ated by the A	DC2 End	of Conversi	on Interrup	ot.
Bit3:	EWADC2: E	nable Wind	low Compa	rison ADC2 I	nterrupt (C	C8051F040/	1/2/3 only)	
				Window Cor		nterrupt.		
				ison Interrupt				
	1: Enable In	terrupt requ	iests gener	ated by ADC	2 Window	Compariso	ns.	
Bit2:	ET4: Enable							
	This bit sets	the maskin	g of the Tir	ner 4 interrup	ot.			
	0: Disable T							
			•	ated by the T	•			
Bit1:				version Inter	•			
				C0 End of C	onversion	Interrupt.		
	0: Disable A			•				
				ated by the A	DC0 Conv	ersion Inter	rupt.	
Bit0:	ET3: Enable		•					
				ner 3 interrup	ot.			
	0: Disable a							
			ante mener					
	1: Enable in	terrupt requ	lesis gener	ated by the I	F3 flag.			
	1: Enable in	terrupt requ	lests gener	ated by the I	F3 flag.			

SFR Definition 12.14. EIE2: Extended Interrupt Enable 2



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	PCP2	PCP1	PCP0	PPCA0	PWADC0	PSMB0	PSPI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	
							SFR Page	e: All Pages
Bit7:	Reserved.							
Bit6:	PCP2: Com	oarator2 (C	P2) Interrur	ot Priority C	Control			
	This bit sets							
	0: CP2 inter			•				
	1: CP2 inter	•						
Bit5:	PCP1: Com	parator1 (C	P1) Interrup	ot Priority C	ontrol.			
	This bit sets							
	0: CP1 inter							
	1: CP1 inter	•	• • •					
Bit4:	PCP0: Com				control.			
	This bit sets			•				
	0: CP0 inter							
	1: CP0 inter	•	• • •				1	
Bit3:		•) Interrupt Pr	iority Cont	rol.	
	This bit sets 0: PCA0 inte							
	1: PCA0 inte	•						
Bit2:		•	• •		ot Priority Co	ntrol		
DILZ.	This bit sets					muor.		
	0: ADC0 Wir							
	1: ADC0 Wir							
Bit1:			•	• • •	Interrupt Pri	ority Contr	ol.	
	This bit sets	•		```		,		
	0: SMBus in	terrupt set I	to low priori	ty level.				
	1: SMBus in	terrupt set f	to high prior	rity level.				
Bit0:	PSPI0: Seria	al Periphera	al Interface	(SPI0) Inter	rrupt Priority	Control.		
	This bit sets			•				
	0: SPI0 inter	•						
	1: SPI0 inter	rupt set to	high priority	level.				

SFR Definition 12.15. EIP1: Extended Interrupt Priority 1



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	EP1	PX7	PADC2	PWADC2	PT4	PADC0	PT3	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Addres	s: 0xF7 je: All Pages				
							or rer de	jo., in r ugoo				
Bit7:	Reserved.											
Bit6:	EP1: UART1											
	This bit sets the priority of the UART1 interrupt.											
	0: UART1 interrupt set to low level. 1: UART1 interrupt set to high level.											
D.1.E												
Bit5:	PCAN0: CAN											
	This bit sets											
	0: CAN Interrupt set to low priority level.1: CAN Interrupt set to high priority level.											
Bit4:					ority Contr		010/1/2/2 0					
DIL4.	PADC2: ADC2 End Of Conversion Interrupt Priority Control (C8051F040/1/2/3 only). This bit sets the priority of the ADC2 End of Conversion interrupt.											
	0: ADC2 End of Conversion interrupt set to low level.											
	1: ADC2 End of Conversion interrupt set to low level.											
Bit3:						ontrol (C80	51F040/1/2	2/3 only).				
2.101	PWADC2: ADC2 Window Comparator Interrupt Priority Control (C8051F040/1/2/3 only). 0: ADC2 Window interrupt set to low level.											
	1: ADC2 Window interrupt set to high level.											
Bit2:	PT4: Timer 4											
	This bit sets the priority of the Timer 4 interrupt.											
	0: Timer 4 in	terrupt set	to low level									
	1: Timer 4 in	1: Timer 4 interrupt set to low level.										
Bit1:	PADC0: ADC											
	This bit sets											
		0: ADC0 End of Conversion interrupt set to low priority level.										
	1: ADC0 End				n priority le	evel.						
Bit0:	PT3: Timer 3											
	This bit sets				S.							
	0: Timer 3 in	•	•									
	1: Timer 3 in	terrupt set	to high prio	rity level.								

SFR Definition 12.16. EIP2: Extended Interrupt Priority 2



12.17. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. SFR Definition 12.18 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

12.17.1.Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to **Section 13.7** for more information on the use and configuration of the WDT.

Note: Any instruction that sets the IDLE bit should be immediately followed by an instruction that has 2 or more opcode bytes. For example:

If the instruction following the write of the IDLE bit is a single-byte instruction and an interrupt occurs during the execution phase of the instruction that sets the IDLE bit, the CPU may not wake from IDLE mode when a future interrupt occurs.



12.17.2.Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and internal oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of 100 μ s.

R/V	V	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	-	—	—	—	—	—	STOP	IDLE	0000000			
Bit	7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
		SFR Address: 0x87 SFR Page: All Pages										
Bits7-3 Bit1:	 3: Reserved. STOP: STOP Mode Select. Writing a '1' to this bit will place the CIP-51 into STOP mode. This bit will always read '0'. 0: No effect. 1: CIP-51 forced into power-down mode. (Turns off internal oscillator). 											
Bit0:	W 0: 1:	/riting a '1' No effect. CIP-51 for		ill place the e mode. (St	CIP-51 into							

SFR Definition 12.18. PCON: Power Control



13. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic 1s), activating internal weak pullups which take the external I/O pins to a high state. For V_{DD} Monitor resets, the /RST pin is driven low until the end of the V_{DD} reset timeout.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator running at its lowest frequency. Refer to Section "14. Oscillators" on page 173 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval (see Section "13.7. Watchdog Timer Reset" on page 167). Once the system clock source is stable, program execution begins at location 0x0000.

There are seven sources for putting the MCU into the reset state: power-on, power-fail, external /RST pin, external CNVSTR0 signal, software command, Comparator0, Missing Clock Detector, and Watchdog Timer. Each reset source is described in the following sections.




Figure 13.1. Reset Sources



13.1. Power-On Reset

The C8051F04x family incorporates a power supply monitor that holds the MCU in the reset state until V_{DD} rises above the V_{RST} level during power-up. See Figure 13.2 for timing diagram, and refer to Table 13.1 for the Electrical Characteristics of the power supply monitor circuit. The /RST pin is asserted low until the end of the 100 ms V_{DD} Monitor timeout in order to allow the V_{DD} supply to stabilize. The V_{DD} Monitor reset is enabled and disabled using the external V_{DD} monitor enable pin (MONEN).

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000), software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.




Figure 13.2. Reset Timing

13.2. Power-Fail Reset

When a power-down transition or power irregularity causes V_{DD} to drop below V_{RST} , the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state. When V_{DD} returns to a level above V_{RST} , the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 13.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if V_{DD} dropped below the level required for data retention. If the PORSF flag is set to logic 1, the data may no longer be valid.

13.3. External Reset

The external /RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the /RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pul-



lup and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The MCU will remain in reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

13.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100 μ s, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MCD as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC.2 (see Section "14. Oscillators" on page 173) enables the Missing Clock Detector.

13.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN.7 (see Section "11. Comparators" on page 121) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (CP0+ pin) is less than the inverting input voltage (CP0- pin), the MCU is put into the reset state. After a Comparator0 Reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

13.6. External CNVSTR0 Pin Reset

The external CNVSTR0 signal can be configured as a reset input by writing a '1' to the CNVRSEF flag (RSTSRC.6). The CNVSTR0 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "**17.1. Ports 0 through 3 and the Priority Crossbar Decoder**" on page **204**. Note that the Crossbar must be configured for the CNVSTR0 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. When configured as a reset, CNVSTR0 is active-low and level sensitive. After a CNVSTR0 reset, the CNVRSEF flag (RSTSRC.6) will read '1' signifying CNVSTR0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

13.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in SFR Definition 13.1.



13.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

13.7.2. Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

```
CLR EA ; disable all interrupts
MOV WDTCN,#0DEh ; disable software watchdog timer
MOV WDTCN,#0ADh
SETB EA ; re-enable interrupts
```

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

13.7.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in the initialization code.

13.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

 $4^{3 + WDTCN[2-0]} \times T_{sysclk}$; where T_{sysclk} is the system clock period.

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.



SFR Definition 13.1. WDTCN: Watchdog Timer Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								xxxxx111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Pag	s: 0xFF e: All Pages
Bits7-0:	WDT Contro Writing 0xA5 Writing 0xDE Writing 0xFF	both enab followed v	vithin 4 syst	em clocks b		ables the V	NDT.	
Bit4:	Watchdog St Reading the 0: WDT is ina 1: WDT is ac	atus Bit (w WDTCN.[4 active	hen Read)		hdog Timer	Status.		
Bits2-0:	Watchdog Ti The WDTCN WDTCN.7 m	.[2:0] bits s	et the Watc	hdog Timeo	out Interval.	When writ	ing these b	its,



R	R/W	R/W	R/W	R	R/W	R	R/W	_ Reset Value			
-	CNVRSEF	CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Address SFR Page				
Bit7:	Reserved.						0				
Bit6:	CNVRSEF:	Convert Star	t Reset Sou	rce Enable a	and Flag						
		NVSTR0 is									
		NVSTR0 is									
		ource of pric			R0.						
Bit5:		ource of pric									
Dito.		CORSEF: Comparator0 Reset Enable and Flag. Write: 0: Comparator0 is not a reset source.									
		comparator0			low).						
		ource of last		•							
D:14.		ource of last		•).						
Bit4:	SWRSF: So Write: 0: N	lo effect.	Force and	Flag.							
			ernal reset.	RST pin is r	ot effected.						
	1: Forces an internal reset. /RST pin is not effected. Read: 0: Source of last reset was not a write to the SWRSF bit.										
		ource of last			SWRSF bit						
Bit3:	WDTRSF: W	-		-	o o u t						
		ource of last									
Bit2:	MCDRSF: M										
	Write: 0: N	lissing Clock	Detector di	sabled.							
	1: Missing Clock Detector enabled; triggers a reset if a missing clock condition is										
	detected. Read: 0: Source of last reset was not a Missing Clock Detector timeout.										
	1: Source of last reset was a Missing Clock Detector timeout.										
Bit1:	PORSF: Pov			, meenig en		annooda.					
	Write: If the V_{DD} monitor circuitry is enabled (by tying the MONEN pin to a logic high state), this										
	bit can be w	ritten to sele	ct or de-sele	ect the V _{DD} r	nonitor as a	reset sourc	e.				
	0: De-select	the V _{DD} mo	nitor as a re	set source.							
	1: Select the	V _{DD} monito	r as a reset	source.							
	Important:	At power-on	, the V _{DD} m	ionitor is er	abled/disat	oled using	the externa	l V _{DD} moni			
	tor enable p	oin (MONEN). The POR	SF bit does	not disable	or enable	the V _{DD} mo	nitor cir-			
	cuit. It simp	-									
	Read: This b										
	reset or a V _E	-	eset. In eithe	er case, data	memory sho	ould be con	sidered inde	eterminate			
	following the		as not a now	er on or V-	- monitor rea	eot					
	0: Source of 1: Source of		-	_		501.					
	Note: When		-	66		e indeterm	inate.				
Bit0:	PINRSF: HV	-			- st nage an						
		lo effect.									
		orces a Pow									
		ource of pric	or reset was or reset was	•	٦.						



Table 13.1. Reset Electrical Characteristics

-40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
RST Output Low Voltage	I_{OL} = 8.5 mA, V_{DD} = 2.7 V to 3.6 V	—	—	0.6	V
RST Input High Voltage		0.7 x V _{DD}	_	_	V
RST Input Low Voltage		_	_	0.3 x V _{DD}	
RST Input Leakage Current	RST = 0.0 V		50		μA
V _{DD} for /RST Output Valid		1.0	_	_	V
AV+ for /RST Output Valid		1.0	—	_	V
V_{DD} POR Threshold (V_{RST})		2.40	2.55	2.70	V
Minimum /RST Low Time to Generate a System Reset		10			ns
Reset Time Delay	$$\overline{\text{RST}}$$ rising edge after V_{DD} crosses V_{RST} threshold	80	100	120	ms
Missing Clock Detector Timeout	Time from last system clock to reset initiation	100	220	500	μs



14. Oscillators




Figure 14.1. Oscillator Diagram


14.1. Programmable Internal Oscillator

All C8051F04x devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL register as defined by SFR Definition 14.1. OSCICL is factory calibrated to obtain a 24.5 MHz frequency.

Electrical specifications for the precision internal oscillator are given in Table 14.1 on page 175. The programmed internal oscillator frequency must not exceed 25 MHz. The system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.



C8051F040/1/2/3/4/5/6/7



SFR Definition 14.1. OSCICL: Internal Oscillator Calibration

SFR Definition 14.2. OSCICN: Internal Oscillator Control

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value
IOSCEN		-	-	-	-	IFCN1	IFCN0	11000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
DIL/	BILO	БІІЭ	DIL4	БІІЗ	BILZ	BILI		0.0
							SFR Address: SFR Page:	
							or it rage.	
Bit7:	IOSCEN: Int	arnal Oscill	ator Enable	Rit				
Ditr.	0: Internal O			, Dit.				
	1: Internal O							
Bit6:	IFRDY: Inter			cy Ready Fl	ad			
Dito.	0: Internal O		•	• •	-	ncv		
	1: Internal O		•		•			
Bits5-2:	Reserved.		anning at p	logrammed	nequency.			
Bits1-0:	IFCN1-0: Int	ernal Oscill	ator Freque	ency Control	Rits			
Ditor 0.	00: SYSCLK		•	•				
	01: SYSCLK							
	10: SYSCLK							
	11: SYSCLK							
	III. OTOOLIN				viaca by 1.			



Table 14.1. Internal Oscillator Electrical Characteristics

-40 to +85 °C unless otherwise specified.


Parameter	Conditions	Min	Тур	Max	Units
Calibrated Internal Oscillator Frequency		24	24.5	25	MHz
Internal Oscillator Supply Current (from V_{DD})	OSCICN.7 = 1	_	450	_	μA
External Clock Frequency		0	—	30	MHz
T _{XCH} (External Clock High Time)		15		_	ns
T _{XCL} (External Clock Low Time)		15		_	ns

14.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/ resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 and/or XTAL1 pin(s) as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see SFR Definition 14.4).

14.3. System Clock Selection

The CLKSL bit in register CLKSEL selects which oscillator is used as the system clock. CLKSL must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and has settled. The internal oscillator requires little start-up time and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD in crystal mode, software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time.



SFR Definition 14.3. CLKSEL: Oscillator Clock Selection



R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value				
			XOSCMD0	-	XFCN2	XFCN1	XFCN0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
Diti	Ыю	Ыю		Dito		Ditt	SFR Addres SFR Pag					
Bit7:	(Read or 0: Crysta	Crystal Oscillato I y when XOSC I Oscillator is un I Oscillator is rur	MD = 11x.) used or not y									
Bits6-4:	00x: Exte 010: Exte 011: Exte XTAL1 pi 10x: RC/0 110: Crys	 Crystal Oscillator is running and stable. XOSCMD2-0: External Oscillator Mode Bits. 00x: External Oscillator circuit off. 010: External CMOS Clock Mode (External CMOS Clock input on XTAL1 pin). 011: External CMOS Clock Mode with divide by 2 stage (External CMOS Clock input on XTAL1 pin). 10x: RC/C Oscillator Mode with divide by 2 stage. 110: Crystal Oscillator Mode. 111: Crystal Oscillator Mode with divide by 2 stage. 										
Bit3: Bits2-0:	RESERV XFCN2-0	ED. Read = 0, V External Oscill see table below	Vrite = don't c ator Frequen	are.	-							
	XFCN	Crystal (XOSC	CMD = 11x)	RC ()	(OSCMD =	10x) (C (XOSCM	(XOSCMD = 10x) K Factor = 0.87				
	000	f ≤ 32 l	(Hz		$f \le 25 \text{ kHz}$		K Factor	= 0.87				
	001	32 kHz < f ≤	84 kHz	25 k	$Hz < f \le 50$	kHz	K Factor	= 2.6				
	010	84 kHz < f ≤	225 kHz	50 kł	$z < f \le 100$	kHz	K Factor	= 7.7				
	011	225 kHz < f <	≤590 kHz	100 k	$Hz < f \le 200$) kHz	K Factor = 22					
	100	590 kHz < f <	1.5 MHz	200 k	$Hz < f \le 400$) kHz	K Factor	or = 65				
	101	1.5 MHz < f	≤4 MHz	400 k	$Hz < f \le 800$) kHz	K Factor	= 180				
	110	4 MHz < f ≤	10 MHz	800 k	$Hz < f \le 1.6$	MHz	K Factor = 664					
	111	10 MHz < f <	30 MHz	1.6 M	$Hz < f \le 3.2$	MHz	K Factor =	= 1590				
RC MOD	Choose Ch	Circuit from Figu (FCN value to m from Figure 14.1 (FCN value to m (I0 ³) / (R x C), wh ency of oscillation citor value in pF p resistor value om Figure 14.1,	atch crystal f , Option 2; X latch frequen here h in MHz in kΩ	requenc OSCMD cy range	y. = 10x) ::	Ix)						
	Choose k f = KF / (f = freque C = capa	K Factor (KF) for $C \times V_{DD}$, where ency of oscillatio citor value on X wer Supply on N	the oscillatio n in MHz FAL1, XTAL2	n freque	ncy desired	:						



14.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in SFR Definition 14.4 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is enabled, the oscillator amplitude detection circuit requires a settle time to achieve proper bias. Introducing a delay of at least 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

- Step 1. Enable the external oscillator in crystal oscillator mode.
- Step 2. Wait at least 1 ms.
- Step 3. Poll for XTLVLD => '1'.
- Step 4. Switch the system clock to the external oscillator.

Note: Tuning-fork crystals may require additional settling time before XTLVLD returns a valid result.

The capacitors shown in the external crystal configuration provide the load capacitance required by the crystal for correct oscillation. These capacitors are "in series" as seen by the crystal and "in parallel" with the stray capacitance of the XTAL1 and XTAL2 pins.

Note: The load capacitance depends upon the crystal and the manufacturer. Please refer to the crystal data sheet when completing these calculations.

For example, a tuning-fork crystal of 32.768 kHz with a recommended load capacitance of 12.5 pF should use the configuration shown in Figure 14.1, Option 1. The total value of the capacitors and the stray capacitance of the XTAL pins should equal 25 pF. With a stray capacitance of 3 pF per pin, the 22 pF capacitors yield an equivalent capacitance of 12.5 pF across the crystal, as shown in Figure 14.2.




Figure 14.2. 32.768 kHz External Crystal Example

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.



14.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 2. The capacitor should be no greater than 100 pF; however, for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let R = 246 k Ω and C = 50 pF:

f = 1.23(10³) / RC = 1.23 (10³) / [246 x 50] = 0.1 MHz = 100 kHz

Referring to the table in SFR Definition 14.4, the required XFCN setting is 010b.

14.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 14.1, Option 3. The capacitor should be no greater than 100 pF; however, for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the desired frequency of oscillation and find the capacitor to be used from the equations below. Assume $V_{DD} = 3.0 \text{ V}$ and f = 50 kHz:

 $f = KF / (C \times V_{DD}) = KF / (C \times 3) = 0.050 MHz$

If a frequency of roughly 50 kHz is desired, select the K Factor from the table in SFR Definition 14.4 as KF = 7.7:

0.050 MHz = 7.7 / (C x 3)

C x 3 = 7.7 / 0.050 = 154, so C = 154 / 3 pF = 51.3 pF

Therefore, the XFCN value to use in this example is 010b.





15. Flash Memory

The C8051F04x family includes 64 kB + 128 (C8051F040/1/2/3/4/5) or 32 kB + 128 (C8051F046/7) of onchip, reprogrammable Flash memory for program code and non-volatile data storage. The Flash memory can be programmed in-system, a single byte at a time, through the JTAG interface or by software using the MOVX write instructions. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. The bytes would typically be erased (set to 0xFF) before being reprogrammed. Flash write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. The CPU is stalled during write/erase operations are held, and are then serviced in their priority order once the Flash operation has completed. Refer to Table 15.1 for the electrical characteristics of the Flash memory.

15.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the JTAG interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program Flash memory, see Section "25.2. Flash Programming Commands" on page 323.

The Flash memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. This directs the MOVX writes to Flash memory instead of to XRAM, which is the default target. The PSWE bit remains set until cleared by software. To avoid errant Flash writes, it is recommended that interrupts be disabled while the PSWE bit is logic 1.

Flash memory is read using the MOVC instruction. MOVX reads are always directed to XRAM, regardless of the state of PSWE.

Note: To ensure the integrity of Flash memory contents, it is strongly recommended that the on-chip V_{DD} monitor be enabled by connecting the V_{DD} monitor enable pin (MONEN) to V_{DD} in any system that executes code that writes and/or erases Flash memory from software. See "Reset Sources" on page 165 for more information.

A write to Flash memory can clear bits but cannot set them; only an erase operation can set bits in Flash. **A byte location to be programmed must be erased before a new value can be written**. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). The following steps illustrate the algorithm for programming Flash by user software.

- Step 1. Disable interrupts.
- Step 2. Set FLWE (FLSCL.0) to enable Flash writes/erases via user software.
- Step 3. Set PSEE (PSCTL.1) to enable Flash erases.
- Step 4. Set PSWE (PSCTL.0) to redirect MOVX commands to write to Flash.
- Step 5. Use the MOVX command to write a data byte to any location within the 512-byte page to be erased.
- Step 6. Clear PSEE to disable Flash erases
- Step 7. Use the MOVX command to write a data byte to the desired byte location within the erased 512-byte page. Repeat this step until all desired bytes are written (within the target page).
- Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 9. Re-enable interrupts.

Write/Erase timing is automatically controlled by hardware. Note that code execution in the 8051 is stalled while the Flash is being programmed or erased. Note that 512 bytes at locations 0xFE00 (C8051F040/1/2/



3/4/5) and all locations above 0x8000 (C8051F046/7) are reserved. Flash writes and erases targeting the reserved area should be avoided.

Table 15.1. Flash Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V; T_a = -40 to +85 °C

Parameter	Conditions	Min	Тур	Max	Units
Flash Size ¹	C8051F040/1/2/3/4/5 C8051F046/7		65664 ² 32896		Bytes
Endurance		20 k	100 k	—	Erase/Write
Erase Cycle Time		10	12	14	ms
Write Cycle Time		40	50	60	μs
Notes: 1. Includes 128-by 2. 512 bytes at loc	te scratchpad. ations 0xFE00 to 0xFFFF are reserved	1.			

15.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction (as described in the previous section) and read using the MOVC instruction.

An additional 128-byte sector of Flash memory is included for non-volatile data storage. Its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sector is double-mapped over the 64k byte Flash memory; its address ranges from 0x00 to 0x7F (see Figure 15.1). To access this 128-byte sector, the SFLE bit in PSCTL must be set to logic 1. Code execution from this 128-byte scratchpad sector is not permitted.

15.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the Flash memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can write or erase the Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0xFDFE and 0xFDFF (C8051F040/1/2/3/4/5) and at 0x7FFE and 0x7FFF (C8051F046/7) protect the Flash program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 8k-byte block of memory. Clearing a bit to logic 0 in a Read Lock Byte prevents the corresponding block of Flash memory from being read across the JTAG interface. Clearing a bit in the Write/Erase Lock Byte protects the block from JTAG erasures and/or writes.

The Read Lock Byte is at locations 0xFDFF (C8051F040/1/2/3/4/5) and 0x7FFF (C8051F046/7). The Write/Erase Lock Byte is located at 0xFDFE (C8051F040/1/2/3/4/5) and 0x7FFE (C8051F046/7). Figure 15.1 shows the location and bit definitions of the security bytes. **The 512-byte sector containing the lock bytes can be written to, but not erased by software**. An attempted read of a read-locked byte returns undefined data. Debugging code in a read-locked sector is not possible through the JTAG interface.



C8051F040/1/2/3/4/5/6/7




Figure 15.1. Flash Program Memory Map and Security Bytes



C8051F040/1/2/3/4/5/6/7

The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. Important Note: The only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation (i.e., cannot be done in user firmware). Addressing either security byte while performing a JTAG erase operation will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-security byte in the 0xFBFF-0xFDFF (C8051F040/1/2/3/4/5) or 0x7DFF-0x7FFF (C8051F046/7) page is addressed during the JTAG erasure, only that page (including the security bytes) will be erased.

The Flash Access Limit security feature (see Figure 15.1) protects proprietary program code and data from being read by software running on the C8051F04x. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of 0x00.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the valueadded firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the Flash Access Register. The 16-bit SRL address is calculated as 0xNN00, where NN is the contents of the SRL Security Register. Thus, the SRL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized SRL security byte is 0x00, thereby setting the SRL address to 0x0000 and allowing read access to all locations in program memory space by default.



15.3.1. Summary of Flash Security Options

There are three Flash access methods supported on the C8051F04x devices; 1) Accessing Flash through the JTAG debug interface, 2) Accessing Flash from firmware residing below the Flash Access Limit, and 3) Accessing Flash from firmware residing at or above the Flash Access Limit.

Accessing Flash through the JTAG debug interface:

- 1. The Read and Write/Erase Lock bytes (security bytes) provide security for Flash access through the JTAG interface.
- 2. Any unlocked page may be read from, written to, or erased.
- 3. Locked pages cannot be read from, written to, or erased.
- 4. Reading the security bytes is always permitted.
- 5. Locking additional pages by writing to the security bytes is always permitted.
- 6. If the page containing the security bytes is **unlocked**, it can be directly erased. **Doing so will reset the security bytes and unlock all pages of Flash.**
- 7. If the page containing the security bytes is **locked**, it cannot be directly erased. **To unlock the page containing the security bytes**, a **full JTAG device erase is required**. A full JTAG device erase will erase all Flash pages, including the page containing the security bytes and the security bytes themselves.
- 8. The Reserved Area cannot be read from, written to, or erased at any time.

Accessing Flash from firmware residing below the Flash Access Limit:


- 1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
- 2. Any page of Flash except the page containing the security bytes may be read from, written to, or erased.
- 3. The page containing the security bytes cannot be erased. Unlocking pages of Flash can only be performed via the JTAG interface.
- 4. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
- 5. The Reserved Area cannot be read from, written to, or erased at any time.

Accessing Flash from firmware residing at or above the Flash Access Limit:

- 1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
- 2. Any page of Flash at or above the Flash Access Limit except the page containing the security bytes may be read from, written to, or erased.
- 3. Any page of Flash below the Flash Access Limit cannot be read from, written to, or erased.
- 4. Code branches to locations below the Flash Access Limit are permitted.
- 5. **The page containing the security bytes cannot be erased.** Unlocking pages of Flash can only be performed via the JTAG interface.
- 6. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
- 7. The Reserved Area cannot be read from, written to, or erased at any time.



SFR Definition 15.1. FLACL: Flash Access Limit



SFR Definition 15.2. FLSCL: Flash Memory Control

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
	FOSE	FRAE	Reserved	Reserved	Reserved	Reserved	Reserved	FLWE	10000000	
	Bit7	Bit6 Bit5 Bit4 Bit3 Bit2 Bit1					Bit1	Bit0	SFR Address:	
	SFR Address: 0xB7 SFR Page: 0									
В	 Bit7: FOSE: Flash One-Shot Timer Enable This is the timer that turns off the sense amps after a Flash read. 0: Flash One-Shot Timer disabled. 1: Flash One-Shot Timer enabled (recommended setting). 									
В	it6:	FRAE: Flash 0: Flash read	n Read Alwa ds occur as	ays Enable necessary	(recommen	ded setting				
_	 1: Flash reads occur every system clock cycle. Bits5-1: RESERVED. Read = 00000b. Must Write 00000b. Bit0: FLWE: Flash Write/Erase Enable This bit must be set to allow Flash writes/erases from user software. 0: Flash writes/erases disabled. 1: Flash writes/erases enabled. 									



SFR Definition 15.3. PSCTL: Program Store Read/Write Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
R/W	R/W	R/W	R/W	R/W	SFLE	PSEE	PSWE	
-	-	-	-	-		-	-	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							SFR Address SFR Page	• • • • • •
Bits7-3: Bit2:	UNUSED. R SFLE: Scrat When this bi Scratchpad range 0x00- fined results 0: Flash acc 1: Flash acc	chpad Flasi t is set, Fla Flash secto 0x7F should ess from us	h Memory A sh reads an r. When SF d not be atto ser software	Access Enal ad writes fro LE is set to empted. Re directed to	m user soft logic 1, Fla ads/Writes the Progra	sh accesse out of this r m/Data Fla	es out of the ange will yie sh sector.	address
Bit1:	PSEE: Progr Setting this to the PSWE b instruction w instruction. The taining the b ware.	ram Store E bit allows ar it is also se rill erase the The value o Read Lock	Erase Enabl n entire pag t. After setti e entire pag f the data by Byte and V	e. e of the Fla ng this bit, a e that conta yte written c Write/Erase	sh program a write to Fl ins the loca loes not ma	memory to ash memor ation addres atter. Note:	be erased y using the sed by the The Flash	MOVX MOVX page con-
Bit0:	0: Flash prog 1: Flash prog PSWE: Prog Setting this t write instruct 0: Write to F 1: Write to F	gram memo gram Store ' bit allows w tion. The loo lash progra	ory erasure Write Enabl riting a byte cation must m memory	enabled. e. of data to t be erased disabled. M	prior to writi OVX write	ing data. operations f	target Exter	nal RAM.



16. External Data Memory Interface and On-Chip XRAM

The C8051F04x MCUs include 4 kB of on-chip RAM mapped into the external data memory space (XRAM), as well as an External Data Memory Interface which can be used to access off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in SFR Definition 16.1). **Note**: the MOVX instruction can also be used for writing to the Flash memory. See **Section "15. Flash Memory" on page 179** for details. The MOVX instruction accesses XRAM by default. The EMIF can be configured to appear on the lower GPIO Ports (P0-P3) or the upper GPIO Ports (P4-P7).

16.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

16.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOVDPTR, #1234h; load DPTR with 16-bit address to read (0x1234)MOVXA, @DPTR; load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

16.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

MOV	EMIOCN, #12h	; load high byte of address into EMIOCN	
MOV	R0, #34h	; load low byte of address into R0 (or R1)	
MOVX	a, @R0	; load contents of 0x1234 into accumulator A	



16.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

- 1. Select EMIF on Low Ports (P3, P2, P1, and P0) or High Ports (P7, P6, P5, and P4).
- 2. Configure the Output Modes of the port pins as either push-pull or open-drain.
- 3. Select Multiplexed mode or Non-multiplexed mode.
- 4. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).
- 5. Set up timing to interface with off-chip memory or peripherals.

Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed mode selection, and Mode bits are located in the EMI0CF register shown in SFR Definition 16.2.

16.3. Port Selection and Configuration

The External Memory Interface can appear on Ports 3, 2, 1, and 0 (C8051F04x devices) or on Ports 7, 6, 5, and 4 (C8051F040/2/4/6 devices only), depending on the state of the PRTSEL bit (EMI0CF.5). If the lower Ports are selected, the EMIFLE bit (XBR2.1) must be set to a '1' so that the Crossbar will skip over P0.7 (/WR), P0.6 (/RD), and, if multiplexed mode is selected, P0.5 (ALE). For more information about the configuring the Crossbar, see Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 204.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches or to the Crossbar (on Ports 3, 2, 1, and 0). See Section "17. Port Input/ Output" on page 203 for more information about the Crossbar and Port operation and configuration. The Port latches should be explicitly configured as push-pull to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases, the output modes of all EMIF pins should be configured for push-pull mode. See Section "17.1.2. Configuring the Output Modes of the Port Pins" on page 206.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PGSEL	7 PGSEL6	PGSEL5	PGSEL4	PGSEL3	PGSEL2	PGSEL1	PGSEL0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address SFR Page	
Bits7-0:	PGSEL[7:0]: The XRAM F address whe RAM. 0x00: 0x000 0x01: 0x010 0xFE: 0xFEC 0xFF: 0xFFC	Page Select en using an 0 to 0x00FF 0 to 0x01FF 00 to 0xFEF	E Bits provid 8-bit MOV> = = =	le the high b				



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_ Reset Value					
-	-	PRTSEL	EMD2	EMD1	EMD0	EALE1	EALE0	00000011					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_					
							SFR Address						
							SFR Page:	0					
Bits7-6:	Unused, Re	ad - 00h 14	Irito - don't	0010									
Bit5:	PRTSEL: EI			care.									
DILO.													
	0: EMIF active on P0-P3. 1: EMIF active on P4-P7.												
Bit4:	EMD2: EMIF Multiplex Mode Select.												
DI(1 .	0: EMIF multiplex mode Select. 0: EMIF operates in multiplexed address/data mode.												
	1: EMIF operates in non-multiplexed mode (separate address and data pins).												
Bits3-2:	EMD1-0: EN		•	•	pulato ada								
51100 2.	These bits c	•	•		xternal Mer	morv Interfa	ace.						
	00: Internal							lias to on-					
		nory space.			, , , .								
	01: Split Mo			: Accesses	below the 4	1k boundar	v are directe	ed on-chip.					
		s above the											
		current cont											
	Note tha	t in order to	access off-	-chip space	EMI0CN n	nust be set	to a page th	nat is not					
	containe	d in the on-	chip addres	s space.									
	10: Split Mo	de with Ban	k Select: A	ccesses bel	ow the 4k b	oundary ar	e directed o	on-chip.					
	Accesse	s above the	4k bounda	ry are direc	ted off-chip	. 8-bit off-cl	nip MOVX c	perations					
	use the o	contents of	EMI0CN to	determine t	he high-byt	e of the ad	dress.						
	11: External	Only: MOV	X accesses	s off-chip XF	RAM only. C	On-chip XR/	AM is not vi	sible to the					
	CPU.												
Bits1-0:	EALE1-0: ALE Pulse-Width Select Bits (only has effect when EMD2 = 1).												
	00: ALE high and ALE low pulse width = 1 SYSCLK cycle.												
	01: ALE high and ALE low pulse width = 2 SYSCLK cycles. 10: ALE high and ALE low pulse width = 3 SYSCLK cycles.												
	•		•										
	11: ALE high	i and ALE Id	ow pulse wi	atn = 4 SYS	OLK CYCLES	5.							

SFR Definition 16.2. EMI0CF: External Memory Configuration



16.4. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

16.4.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: AD[7:0]. In this mode, an external latch (74HC373 or equivalent logic gate) is used to hold the lower 8-bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 16.1.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the 'Q' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time /RD or /WR is asserted.






Figure 16.1. Multiplexed Configuration Example



16.4.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Nonmultiplexed Configuration is shown in Figure 16.2. See **Section "16.6.1. Non-multiplexed Mode" on page 196** for more information about Non-multiplexed operation.




Figure 16.2. Non-multiplexed Configuration Example



16.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 16.3, based on the EMIF Mode bits in the EMI0CF register (SFR Definition 16.2). These modes are summarized below. More information about the different modes can be found in **Section "16.6. Timing" on page 194**.

16.5.1. Internal XRAM Only

When EMI0CF.[3:2] are set to '00', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 4k boundaries. As an example, the addresses 0x1000 and 0x2000 both evaluate to address 0x0000 in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMI0CN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.

16.5.2. Split Mode without Bank Select

When EMI0CF.[3:2] are set to '01', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 4k boundary will access on-chip XRAM space.
- Effective addresses above the 4k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly via the port latches. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.




Figure 16.3. EMIF Operating Modes



16.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 4k boundary will access on-chip XRAM space.
- Effective addresses above the 4k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

16.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 4k boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

16.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, / RD and

/WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in SFR Definition 16.3, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time of an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 SYSCLKs for /ALE, 1 for /RD or /WR + 4 SYSCLKs). The programmable setup and hold times default to the maximum delay settings after a reset.

Table 16.1 lists the AC parameters for the External Memory Interface, and Figure 16.4 through Figure 16.9 show the timing diagrams for the different External Memory Interface modes and MOVX operations.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
EAS1	EAS0	ERW3	EWR2	EWR1	EWR0	EAH1	EAH0	11111111						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_						
							SFR Address SFR Page							
Bits7-6:	EAS1-0: EM	IF Address	Setup Time	e Bits.										
	00: Address	setup time	= 0 SYSCL	K cycles.										
	01: Address	setup time	= 1 SYSCL	K cycle.										
	10: Address													
	11: Address	•												
Bits5-2:														
	0000: /WR and /RD pulse width = 1 SYSCLK cycle.													
	0001: /WR and /RD pulse width = 2 SYSCLK cycles. 0010: /WR and /RD pulse width = 3 SYSCLK cycles.													
		•												
	0011: /WR a	•												
	0100: /WR a	•												
	0101: /WR a 0110: /WR a	•												
	0110: /WR a	•												
	1000: /WR a	•												
	1000: /WR a	•												
	1010: /WR a	•												
	1011: /WR a	•												
	1100: /WR a	•												
	1101: /WR a	•												
	1110: /WR a	•												
	1111: /WR a													
Bits1-0:	EAH1-0: EM	IIF Address	Hold Time	Bits.	-									
	00: Address	hold time =	0 SYSCLK	cycles.										
	01: Address	hold time =	1 SYSCLK	Ccycle.										
	10: Address													
	11: Address	hold time =	3 SYSCLK	cycles.										

SFR Definition 16.3. EMI0TC: External Memory Timing Control



16.6.1. Non-multiplexed Mode

16.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'.





Figure 16.4. Non-multiplexed 16-bit MOVX Timing



16.6.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.



Nonmuxed 8-bit WRITE without Bank Select





/WR

P0.7/P4.7

P0.7/P4.7

16.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.




Figure 16.6. Non-multiplexed 8-bit MOVX with Bank Select Timing



16.6.2. Multiplexed Mode

16.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'.






Figure 16.7. Multiplexed 16-bit MOVX Timing



16.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.




Muxed 8-bit WRITE Without Bank Select







16.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.



Muxed 8-bit WRITE with Bank Select

Figure 16.9. Multiplexed 8-bit MOVX with Bank Select Timing



Parameter	Description	Min	Мах	Units
T _{SYSCLK}	System Clock Period	40		ns
T _{ACS}	Address/Control Setup Time	0	3 x T _{SYSCLK}	ns
T _{ACW}	Address/Control Pulse Width	1 x T _{SYSCLK}	16 x T _{SYSCLK}	ns
T _{ACH}	Address/Control Hold Time	0	3 x T _{SYSCLK}	ns
T _{ALEH}	Address Latch Enable High Time	1 x T _{SYSCLK}	4 x T _{SYSCLK}	ns
T _{ALEL}	Address Latch Enable Low Time	1 x T _{SYSCLK}	4 x T _{SYSCLK}	ns
T _{WDS}	Write Data Setup Time	1 x T _{SYSCLK}	19 x T _{SYSCLK}	ns
T _{WDH}	Write Data Hold Time	0	3 x T _{SYSCLK}	ns
T _{RDS}	Read Data Setup Time	20		ns
T _{RDH}	Read Data Hold Time	0		ns

 Table 16.1. AC Parameters for External Memory Interface



17. Port Input/Output

The C8051F04x family of devices are fully integrated mixed-signal System on a Chip MCUs with 64 digital I/O pins (C8051F040/2/4/6) or 32 digital I/O pins (C8051F041/3/5/7), organized as 8-bit Ports. All ports are both bit- and byte-addressable through their corresponding Port Data registers. All Port pins are 5 V-tolerant, and all support configurable Open-Drain or Push-Pull output modes and weak pullups. A block diagram of the Port I/O cell is shown in Figure 17.1. Complete Electrical Specifications for the Port I/O pins are given in Table 17.1.




Figure 17.1. Port I/O Cell Block Diagram

Table 17.1. Port I/O DC Electrical Characteristics

 V_{DD} = 2.7 to 3.6 V, -40 to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Мах	Units
Output High Voltage	I _{OH} = –3 mA, Port I/O Push-Pull	V _{DD} – 0.7	_		
(V _{OH})	I _{OH} = –10 μA, Port I/O Push-Pull	V _{DD} – 0.1	— 	_	V
(VOH)	I _{OH} = –10 mA, Port I/O Push-Pull	—	V _{DD} – 0.8		
	I _{OL} = 8.5 mA	_	_	0.6	
Output Low Voltage	I _{OL} = 10 μA	_	—	0.1	V
(V _{OL})	I _{OL} = 25 mA	_	1.0	_	
Input High Voltage (VIH)		0.7 x V _{DD}	—	—	
Input Low Voltage (VIL)		—	—	0.3 x V _{DD}	
	DGND < Port Pin < V _{DD} , Pin Tri-state	—	—	—	
Input Leakage Current	Weak Pullup Off	_	—	± 1	μA
	Weak Pullup On		10		
Input Capacitance			5		pF



The C8051F04x family of devices have a wide array of digital resources which are available through the four lower I/O Ports: P0, P1, P2, and P3. Each of the pins on P0, P1, P2, and P3, can be defined as a General-Purpose I/O (GPIO) pin or can be controlled by a digital peripheral or function (like UART0 or /INT1 for example), as shown in Figure 17.2. The system designer controls which digital functions are assigned pins, limited only by the number of pins available. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. The state of a Port I/O pin can always be read from its associated Data register regardless of whether that pin has been assigned to a digital peripheral or behaves as GPIO. The Port pins on Ports 1, 2, and 3 can be used as Analog Inputs to ADC2 (C8051F040/1/2/3 only), Analog Voltage Comparators, and ADC0, respectively.




Figure 17.2. Port I/O Functional Block Diagram

An External Memory Interface, which is active during the execution of an off-chip MOVX instruction, can be active on either the lower Ports or the upper Ports. See **Section "16. External Data Memory Interface and On-Chip XRAM" on page 187** for more information about the External Memory Interface.

17.1. Ports 0 through 3 and the Priority Crossbar Decoder

The Priority Crossbar Decoder, or "Crossbar", allocates and assigns Port pins on Port 0 through Port 3 to the digital peripherals (UARTs, SMBus, PCA, Timers, etc.) on the device using a priority order. The Port pins are allocated in order starting with P0.0 and continue through P3.7, if necessary. The digital peripherals are assigned Port pins in a priority order which is listed in Figure 17.3, with UART0 having the highest priority and CNVSTR2 having the lowest priority.



					P0							Р	'1							Р	2							P3					Crossbar Register Bits
PIN I/O	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3 4	4 :	5	67		Crossbar Register Dits
ТХ0	•																																UART0EN: XBR0.2
RX0		٠																															CARTUEN. ABRO.2
SCK	٠		٠																														
MISO		٠		•																													SPI0EN: XBR0.1
MOSI			٠		٠																												SFILEN. ABRU.I
NSS				•	1	٠		NS	SS i	s nc	ot as	sig	ned	to a	a po	rt p	in v	vhe	n th	e S	PI i	s pl	aced	d in	1 3-v	vire	mo	de					
SDA	•		•	•	•	٠	٠																										SMB0EN: XBR0.0
SCL		•		•	•	٠	٠	٠																									SWIDDEN. ABRU.U
TX1	•		٠	•	•	٠	٠	٠	٠																								UART1EN: XBR2.2
RX1		٠		•	•	٠	٠	٠	٠	٠																							UARTIEN: ABRZ.Z
CEX0	٠		٠	•	•	٠	٠	٠	٠	٠	٠																						
CEX1		•		•	•	٠	٠	٠	٠	٠	٠	٠																					
CEX2			٠		٠	٠	٠	٠	٠	٠	٠	٠	٠																				DCAOME, VBD0 (5:0)
CEX3				•		•	•	٠	٠	٠	٠	٠	٠	٠																			PCA0ME: XBR0.[5:3]
CEX4					٠		•	٠	٠	٠	٠	٠	٠	٠	•																		
CEX5						•		٠	٠	٠	•	•	•	٠	٠	•																	
ECI	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠																ECI0E: XBR0.6
CP0	•	•	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠															CP0E: XBR0.7
CP1	•	٠	•	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	•														CP1E: XBR1.0
CP2	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠													CP2E: XBR3.3
Т0	•	•	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠												T0E: XBR1.1
/INT0	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠											INT0E: XBR1.2
T1	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	•										T1E: XBR1.3
/INT1	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	•	٠									INT1E: XBR1.4
T2	•	•	٠	•	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	•	٠	•	•	•	•	•	•	٠								T2E: XBR1.5
T2EX	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	•	٠	٠	•							T2EXE: XBR1.6
Т3	•	•	•	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	٠	•	•						T3E: XBR3.0
T3EX	٠	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	٠	•	•	•					T3EXE: XBR3.1
T4	٠	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	٠	•	•	•	•				T4E: XBR2.3
T4EX	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	•	•	٠	•	•	• •	• •	•			T4EXE: XBR2.4
/SYSCLK	•	•	٠	•	•	•	٠	٠	٠	٠	٠	٠	•	٠	٠	•	•	•	٠	٠	٠	٠	•	•	٠	•	•	•	• •	•	•		SYSCKE: XBR1.7
CNVSTR0	•	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	•	•	٠	•	•	•	• •		• •		CNVSTE0: XBR2.0
CNVSTR2	٠	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	•	٠	٠	٠	٠	٠	•	٠	٠	•	•	•	•		• •	•	CNVSTE2: XBR3.2
						ALE	/RD	MR	AIN1.0/A8	Z AIN1.1/A9	and AIN1.2/A10	Z AIN1.3/A11	m alN1.4/A12	8 AIN1.5/A13	pp AIN1.6/A14	^Ξ AIN1.7/A15	g BA8m/A0	p A9m/A1	pp A10m/A2	<u>∓</u> ≥		8 A13m/A5	PP A14m/A6	다 T A15m/A7	Z AD0/D0			AD3/D3			9D/9D8 Data	i i	

Figure 17.3. Priority Crossbar Decode Table (EMIFLE = 0; P1MDIN = 0xFF)

17.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, XBR2, and XBR3, shown in SFR Definition 17.1, SFR Definition 17.2, SFR Definition 17.3, and SFR Definition 17.4. For example, if the UART0EN bit (XBR0.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to a logic 1. If a digital peripheral's enable bits are not set to a logic 1, then its ports are not accessible at the Port pins of the device. Also note that the Crossbar assigns pins to all associated functions when a serial communication peripheral is selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin without assigning RX0 as well. Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See SFR Definition 17.5,



SFR Definition 17.7, SFR Definition 17.10, and SFR Definition 17.13), a set of SFRs which are both byteand bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SET, and the bitwise MOV operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

17.1.2. Configuring the Output Modes of the Port Pins

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1.

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to V_{DD} . In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See SFR Definition 17.6, SFR Definition 17.9, SFR Definition 17.12, and SFR Definition 17.15). For example, a logic 1 in P3MDOUT.7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT.7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.

The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.

17.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" in the PnMDOUT register and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as



a digital input by setting P3MDOUT.7 to a logic 0, which selects open-drain output mode, and P3.7 to a logic 1, which disables the low-side output driver.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

17.1.4. Weak Pullups

By default, each Port pin has an internal weak pullup device enabled which provides a resistive connection (about 100 k Ω) between the pin and V_{DD}. The weak pullup devices can be globally disabled by writing a logic 1 to the Weak Pullup Disable bit, (WEAKPUD, XBR2.7). The weak pullup is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pullup device. The weak pullup device can also be explicitly disabled on Ports 1, 2, and 3 pin by configuring the pin as an Analog Input, as described below.

17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX (C8051F040/1/2/3 only), the pins on Port 2 can serve as analog inputs to the Comparators, and the pins on Port 3 can serve as inputs to ADC0. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

- Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near V_{DD} / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
- 2. Disables the weak pullup device on the pin.
- 3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals, except for P2.0-P2.1.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated PnMDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to the ADC's or Comparators; however, it is strongly recommended. See the analog peripheral's corresponding section in this datasheet for further information.



17.1.6. External Memory Interface Pin Assignments

If the External Memory Interface (EMIF) is enabled on the Low ports (Ports 0 through 3), EMIFLE (XBR2.5) should be set to a logic 1 so that the Crossbar will not assign peripherals to P0.7 (/WR), P0.6 (/RD), and, if the External Memory Interface is in Multiplexed mode, P0.5 (ALE). Figure 17.4 shows an example Crossbar Decode Table with EMIFLE=1 and the EMIF in Multiplexed mode. Figure 17.5 shows an example Crossbar Decode Table with EMIFLE=1 and the EMIF in Non-multiplexed mode.

If the External Memory Interface is enabled on the Low ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states (logic 1 or logic 0) of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Crossbar registers or the Port Data registers. The output configuration (push-pull or open-drain) of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus. In most cases, GPIO pins used in EMIF operations (especially the /WR and /RD lines) should be configured as push-pull and 'parked' at a logic 1 state. See Section "16. External Data Memory Interface.

				P0								P1							P	2							P	3				Crossbar Re	aister Rits
PIN I/O	0	1	2	3 4	4	5	6 7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	orossbar na	gister Bits
ТХ0	٠																															UART0EN:	XBR0 2
RX0		٠																														UARTUEN.	ABRO.E
SCK	٠		٠																														
MISO		٠		•																												SPI0EN:	
MOSI			٠	•																												OF IVEN.	ABI(0.1
NSS				•				•		1	NSS	is n	ot as	sigr	ned t	oap	ort	pin '	when	n the	e SP	I is	plac	ed ir	1 3-v	vire	mod	le					
SDA	٠		٠	• •	▶			•	٠																							SMB0EN:	YBB0 0
SCL		٠		•	Þ			•	٠	٠																						SMIDULIN.	XBR0.0
TX1	٠		٠	•	•			•	•	•	•																					UART1EN:	VDD22
RX1		٠		• •	Þ			•	٠	٠	٠	•																				UARTIEN.	ADR2.2
CEX0	٠		٠	• •				•	٠	٠	٠	•	٠																				
CEX1		•		• •	Þ			•	٠	٠	•	٠	٠	٠																			
CEX2			٠	•	Þ			•	٠	٠	٠	٠	٠	٠	٠																	DCAME.	XBR0.[5:3]
CEX3				•				•	٠	•	•	•	٠	•	•	٠																FCAUME:	ADR0.[5:5]
CEX4				•	Þ				٠	•	•	•	٠	•	•	٠	٠																
CEX5								•		٠	•	•	٠	•	•	٠	٠	•															
ECI	٠	٠	٠	•				•	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠													ECI0E:	XBR0.6
CP0	٠	٠	٠	•	Þ			•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠												CP0E:	XBR0.7
CP1	٠	٠	٠	•	•			•	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠											CP1E:	XBR1.0
CP2	٠	٠	٠	•	•			•	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠										CP2E:	XBR3.3
Т0	٠	٠	٠	•	•			•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•									T0E:	XBR1.1
/INT0	٠	٠	٠	•	•			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠								INT0E:	XBR1.2
T1	٠	٠	٠	• •	•			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠							T1E:	XBR1.3
/INT1	٠	٠	٠	•	•			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠						INT1E:	XBR1.4
T2	٠	٠	٠	•	Þ			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠					T2E:	XBR1.5
T2EX	٠	٠	٠	• •	•			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠				T2EXE:	XBR1.6
Т3	٠	٠	٠	•	•			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠			T3E:	XBR3.0
T3EX	٠	٠	٠	• •	•			•	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	•	•	٠	٠	•	•		T3EXE:	XBR3.1
T4	٠	٠	٠	•	•			•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	٠	•	٠	٠	٠	•	•	٠	T4E:	XBR2.3
T4EX	٠	٠	٠	•	•			•	٠	٠	٠	٠	٠	٠	٠	٠	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	T4EXE:	XBR2.4
/SYSCLK	٠	•	٠	• •	•			•	٠	٠	٠	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	•	٠	٠	•	٠	٠	•	•	•	SYSCKE:	XBR1.7
CNVSTR0	•	•	٠	•	•			•	•	•	•	•	٠	٠	٠	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	CNVSTE0:	XBR2.0
CNVSTR2	•	•	•	•	•			•	٠	٠	٠	٠	٠	٠	•	•	•	•	•	•	•	٠	•	٠	•	•	٠	•	•	•	•	CNVSTE2:	
								~		0	Ξ	N	ŝ	4	5																		
								AIN1.0/A8	AIN1.1/A9	AIN1.2/A10	AIN1.3/A11	AIN1.4/A12	.5/A13	AIN1.6/A14	AIN1.7/A15	AO	A1	VA2	A11m/A3	VA4	A13m/A5	VA6	IA7	8	5	5	33	4	55	90	24		
						ALE	CR/	Σ	ž	Σ	Σ	Σ	AIN1.	N.	ž	A8m/A0	A9m/A1	A10m/A2	11 m	A12m/A4	13m	A14m/A6	A15m/A7	AD0/D0	AD1/D1	AD2/D2	AD3/D3	AD4/D4	AD5/D5	AD6/D6	AD7/D7		
						A	Ψ												∀/H	on-n									Nuxed				
					-		Ei																							200			

Figure 17.4. Priority Crossbar Decode Table (EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xFF)



				P0							Р	1							Р	2							1	-3				Creachar Bagister Bits
PIN I/O	0	1	2	3 4	5		67	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	Crossbar Register Bits
TX0	•																															
RX0		•																														UART0EN: XBR0.2
SCK	•		٠																													
MISO		•		•																												
MOSI			٠	•																												SPI0EN: XBR0.1
NSS				٠	٠	,		N	SS i	is no	t as	sign	ed to	oap	ort p	oin v	vhen	the	SPI	is p	lace	ed in	3-w	vire 1	mod	de						
SDA	•		٠	• •	•	,		٠																								SMB0EN: XBR0.0
SCL		•		• •	•	,		٠	•																							SMBUEN: XBRU.U
TX1	•		٠	• •	•)		٠	٠	٠																						
RX1		•		• •	•	,		٠	•	•	•																					UART1EN: XBR2.2
CEX0	•		٠	• •	•	•		٠	٠	٠	٠	٠																				
CEX1		•		• •	•	,		٠	•	•	•	٠	٠																			
CEX2			•	•	•	,		٠	•	•	•	٠	٠	•																		
CEX3				•	•	,		٠	•	•	•	•	•	•	•																	PCA0ME: XBR0.[5:3]
CEX4				•				٠	•	•	•	•	•	•	•	•																
CEX5					•	,			•	•	•	•	•	•	•	•	•															
ECI	•	٠	٠	• •	•	,		٠	٠	٠	٠	٠	٠	٠	•	•	٠	•														ECI0E: XBR0.6
CP0	•	•	٠	• •	•	,		٠	•	٠	٠	٠	٠	٠	•	•	•	•	٠													CP0E: XBR0.7
CP1	•	٠	٠	• •	•	,		٠	٠	٠	٠	٠	٠	٠	•	•	•	•	٠	٠												CP1E: XBR1.0
CP2	•	٠	٠	• •	•)		٠	٠	٠	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	٠											CP2E: XBR3.3
Т0	•	•	٠	• •	•	,		٠	•	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•										T0E: XBR1.1
/INT0	•	٠	٠	• •	•	,		٠	٠	•	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠									INT0E: XBR1.2
T1	•	•	٠	• •	•	,		٠	•	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	•	•								T1E: XBR1.3
/INT1	•	٠	٠	• •	•	,		٠	٠	•	٠	٠	٠	٠	•	•	٠	٠	٠	٠	٠	٠	٠	٠	•							INT1E: XBR1.4
T2	•	•	٠	• •	•	,		٠	•	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	•	•	٠	•						T2E: XBR1.5
T2EX	•	٠	٠	• •	•	,		٠	٠	•	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	•	•	٠	•					T2EXE: XBR1.6
Т3	•	٠	٠	• •	•	,		٠	٠	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	•	•	٠	•	•	•				T3E: XBR3.0
T3EX	•	٠	٠	• •	•	,		٠	٠	•	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	•	•	٠	•	•	٠			T3EXE: XBR3.1
T4	•	•	٠	• •	•	,		٠	٠	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	•	•	٠	٠	٠	٠	٠	٠		T4E: XBR2.3
T4EX	•	٠	٠	• •	•	,		٠	•	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	•	•	٠	٠	٠	٠	٠	٠	٠	T4EXE: XBR2.4
/SYSCLK	•	•	٠	• •	•	•		٠	٠	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	٠	•	٠	٠	٠	٠	٠	٠	•	SYSCKE: XBR1.7
CNVSTR0	•	٠	٠	• •	•	,		٠	•	٠	٠	٠	٠	٠	•	•	•	•	٠	٠	٠	•	•	•	٠	٠	٠	٠	٠	•	•	CNVSTE0: XBR2.0
CNVSTR2	٠	٠	٠	• •	•	,		٠	٠	•	٠	٠	٠	٠	٠	•	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	٠	•	CNVSTE2: XBR3.2
					ALF	ļ	/RD /WR	AIN1.0/A8	4 AIN1.1/A9	and AIN1.2/A10	Ž AIN1.3/A11	alN1.4/A12	8 AIN1.5/A13	pp AIN1.6/A14	[±] AIN1.7/A15	Magara Agenta	6 A9m/A1	pp A10m/A2	∐ ZA11m/A3	-u A12m/A4	a13m/A5	P A14m/A6	^다 A15m/A7	≥ AD0/D0	axii AD1/D1		AD3/D3		ax AD5/D5	90/90V	⁸⁷ AD7/D7	1

Figure 17.5. Priority Crossbar Decode Table (EMIFLE = 1; EMIF in Non-multiplexed Mode; P1MDIN = 0xFF)



17.1.7. Crossbar Pin Assignment Example

In this example (Figure 17.6), we configure the Crossbar to allocate Port pins for UART0, the SMBus, UART1, /INT0, and /INT1 (8 pins total). Additionally, we configure the External Memory Interface to operate in Multiplexed mode and to appear on the Low ports. Further, we configure P1.2, P1.3, and P1.4 for Analog Input mode so that the voltages at these pins can be measured by ADC2. The configuration steps are as follows:

- 1. XBR0, XBR1, and XBR2 are set such that UART0EN = 1, SMB0EN = 1, INT0E = 1, INT1E = 1, and EMIFLE = 1. Thus: XBR0 = 0x05, XBR1 = 0x14, and XBR2 = 0x02.
- 2. We configure the External Memory Interface to use Multiplexed mode and to appear on the Low ports. PRTSEL = 0, EMD2 = 0.
- 3. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4, P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).
- 4. We enable the Crossbar by setting XBARE = 1: XBR2 = 0x42.
 - UART0 has the highest priority, so P0.0 is assigned to TX0, and P0.1 is assigned to RX0.
 - The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to SCL.
 - UART1 is next in priority order, so P0.4 is assigned to TX1. Because the External Memory Interface is selected on the lower Ports, EMIFLE = 1, which causes the Crossbar to skip P0.6 (/RD) and P0.7 (/WR). Because the External Memory Interface is configured in Multiplexed mode, the Crossbar will also skip P0.5 (ALE). RX1 is assigned to the next non-skipped pin, which in this case is P1.0.
 - /INT0 is next in priority order, so it is assigned to P1.1.
 - P1MDIN is set to 0xE3, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing the Crossbar to skip these pins.
 - /INT1 is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
 - The External Memory Interface will drive Ports 2 and 3 (denoted by red dots in Figure 17.6) during the execution of an off-chip MOVX instruction.
- 5. We set the UART0 TX pin (TX0, P0.0) and UART1 TX pin (TX1, P0.4) outputs to Push-Pull by setting P0MDOUT = 0x11.
- We configure all EMIF-controlled pins to push-pull output mode by setting P0MDOUT |= 0xE0; P2MDOUT = 0xFF; P3MDOUT = 0xFF.
- We explicitly disable the output drivers on the 3 Analog Input pins by setting P1MDOUT = 0x00 (configure outputs to Open-Drain) and P1 = 0xFF (a logic 1 selects the high-impedance state).



				F	P0							P1							Р	2							P	3				Crossbar Re	aister Bits
PIN I/O	0	1	2	3	4	5	67	0	1	2	2 3	34	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0.000.001.10	gioto: Dito
ТХ0	•																															UART0EN:	XBR0.2
RX0		٠						<u> </u>					<u> </u>																				
SCK	•																																
MISO		•		•																												SPI0EN:	XBR0.1
MOSI			•		•																												
NSS								•					<u> </u>																				
SDA	•		•					•																								SMB0EN:	XBR0.0
SCL				•				•					•																				
TX1	•				•			•					•	•																		UART1EN:	XBR2.2
RX1								•					•	•																			
CEX0	•			•	•			•					•	•	•	•																	
CEX1			_		•			•					•	•			•																
CEX2				_				•					•	•	•	•	•	•														PCA0ME:	XBR0.[5:3]
CEX3				•	_			•	•				•	•	•	•	•	•	•														
CEX4									•				•	•						•													
CEX5	_	-	-	-	-			•					•	•	•	•	•	•	•	•	-												
ECI	•	•	•	•	•			•					•	•	•	•	-	-	-	-	•	•	•										XBR0.6
CP0	•	•	•	•	•			•	_				<u> </u>	•	•	-	-	-	-	-	-	-	•	•									XBR0.7
CP1 CP2	•				•			•					•			-	-	-	-	-	-	-	-	-	•								XBR1.0 XBR3.2
TO	•	•	•	•	•				-						•	-	-	-	-	-	-	-	-	-	•	•							
/INT0	•	•	•	•	•										-	-	-	-	-	-	-	-	-	-	-	-	•						XBR1.1 XBR1.2
71N T U	•	•	•	•	•									•	•		-	-	-	-	-	-	-	-	-	-	•	•					XBR1.2 XBR1.3
/INT1	•	•	•	•				•					•				-	-	-	-	-	-	-	-	-	-	-	-	•				XBR1.4
T2	•	•	•		•										•								•	•			•	•	•	•			XBR1.5
T2EX	•	•	•		•											•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		XBR1.6
Т3	•	•	•	•	•								•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		XBR3.0
T3EX	•	•	•	•	•			•					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		XBR3.1
Τ4	•	•	•	•	•			•					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		XBR2.3
T4EX	٠	•	•	•	•			•	•				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		XBR2.4
/SYSCLK	٠	•	•	•	•			•	•				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	SYSCKE:	XBR1.7
CNVSTRO		•		•				•					•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	CNVSTE0:	XBR2.0
CNVSTR2	٠			•	٠			•	•				•	•	•	٠	٠	٠	٠	٠	٠	٠	٠	•	•	•	•	•	•	•	٠	CNVSTE2:	XBR3.2
						ALE	/RD /WR					ain1.3/A11 ain1.4/A12		_				ppA A10m/A2	<u>∓</u> 	-u 412m/A4	a a13m/A5	D A14m/A6	다 T A15m/A7	Z AD0/D0	axn AD1/D1	ED2/D2	Z/D3	<u>3</u> AD4/D4	ax AD5/D5	D6/D6	^{ET} AD7/D7		

Figure 17.6. Crossbar Example:

(EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xE3; XBR0 = 0x05; XBR1 = 0x14; XBR2 = 0x42)



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0E	ECI0E		PCA0ME		UART0EN	SPI0EN	SMB0EN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address	
							SFR Page	: F
Bit7:		parator 0 C	output Enable	Rit				
Dit <i>i</i> .	0: CP0 unav		•	Dit.				
	1: CP0 route							
Bit6:			Counter Inpu	it Enable	Bit.			
			iter Input una					
			iter Input (EC		•			
Bits5-3:	PCA0ME: PO	CA0 Modu	le I/O Enable	Bits.				
			ailable at por	t pins.				
	001: CEX0 r	•	•					
	,		ed to 2 port p					
			CEX2 routed					
		,	,		o 4 port pins.			
					routed to 5 pc	•	line	
Bit2:	UARTOEN: U			2X4, and	CEX5 routed	to 6 port p	oins.	
DILZ.			ble at Port pir	10				
			P0.0, and R		to P0 1			
Bit1:	SPIOEN: SP			(Toulou	010.1.			
Ditti			at Port pins.					
			•		to 4 Port pins	. Note that	the NSS si	gnal is not
					ode. See Se			•
	Peripheral I	nterface (SPI0)" on pag	ge 255 foi	r more inform	ation.		
Bit0:	SMB0EN: SI	MBus0 Bus	s I/O Enable	Bit.				
	0: SMBus0 I	/O unavaila	able at Port p	ins.				
	1: SMBus0 S	SDA and S	CL routed to	2 Port pir	ıs.			

SFR Definition 17.1. XBR0: Port I/O Crossbar Register 0



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
SYSCK		T2E		T1E		T0E			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
DILI	BILO	DIG	DI(4	DIIJ	DILZ	DILI	SFR Address	·· 0vE2	
	SFR Page: F								
							0		
Bit7:	SYSCKE: /S	YSCLK Ou	Itput Enable	Bit.					
	0: /SYSCLK	unavailabl	e at Port pin						
	1: /SYSCLK	routed to F	Port pin.						
Bit6:	T2EXE: T2E								
	0: T2EX una		•						
	1: T2EX rout								
Bit5:	T2E: T2 Inpu								
	0: T2 unavail		•						
	1: T2 routed								
Bit4:	INT1E: /INT1	•							
	0: /INT1 una		•						
D:40.	1: /INT1 rout								
Bit3:	T1E: T1 Inpu								
	0: T1 unavail 1: T1 routed								
Bit2:	INTOE: /INTO								
DILZ.	0: /INT0 una	•							
	1: /INT0 rout		•						
Bit1:	T0E: T0 Inpu								
Ditt.	0: T0 unavail								
	1: T0 routed		•						
Bit0:	CP1E: CP1 (
	0: CP1 unava	•							
	1: CP1 route		•						
		•							

SFR Definition 17.2. XBR1: Port I/O Crossbar Register 1



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
WEAKPU		—	T4EXE	T4E	UART1E	EMIFLE	CNVST0E	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address: SFR Page:					
Bit7:	WEAKPUD:	Weak Pull	Up Disable	Bit.								
	0: Weak pullups globally enabled.											
	1: Weak pull	ups global	ly disabled.									
Bit6:	XBARE: Cro	ssbar Ena	ble Bit.									
	0: Crossbar disabled. All pins on Ports 0, 1, 2, and 3, are forced to Input mode.											
	1: Crossbar											
	UNUSED. R	ead = 0, W	/rite = don't	care.								
	T4EXE: T4EX Input Enable Bit.											
	0: T4EX unavailable at Port pin.											
	1: T4EX rout		•									
	T4E: T4 Input Enable Bit.											
	0: T4 unavailable at Port pin.											
	1: T4 routed											
	UART1E: UART1 I/O Enable Bit.											
	0: UART1 I/O unavailable at Port pins.											
	1: UART1 TX and RX routed to 2 Port pins.											
	EMIFLE: Ext											
	0: P0.7, P0.6, and P0.5 functions are determined by the Crossbar or the Port latches.											
	1: If EMI0CF.4 = '0' (External Memory Interface is in Multiplexed mode)											
	P0.7 (/WR), P0.6 (/RD), and P0.5 (ALE) are 'skipped' by the Crossbar and their out											
	put states are determined by the Port latches and the External Memory Interface.											
	1: If EMI0CF.4 = '1' (External Memory Interface is in Non-multiplexed mode)											
	P0.7 (/WR) and P0.6 (/RD) are 'skipped' by the Crossbar and their output states are											
D 140	determined by the Port latches and the External Memory Interface. CNVST0E: ADC0 External Convert Start Input Enable Bit.											
					t Enable Bit							
	0: CNVST0 f			•								
	1: CNVST0 f	or ADC0 r	outed to Po	rt pin.								

SFR Definition 17.3. XBR2: Port I/O Crossbar Register 2



R/W	R	R	R	R/W	R/W	R/W	R/W	Reset Value
		R.	N					
CTXOU		_		CP2E	CNVST2E	T3EXE	T3E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres	
							SFR Pag	e: F
Bit7:	CTXOUT: C		· · ·	•				
	0: CTX pin o	•	•	•				
	1: CTX pin o	utput mode	is configur	ed as push	n-pull.			
Bit6-4:	Reserved							
Bit3:	CP2E: CP2	Output Ena	ble Bit.					
	0: CP2 unav	ailable at P	ort pin.					
	1: CP2 route	d to Port pi	n.					
Bit2:	CNVST2E: A	DC2 Exter	nal Convert	t Start Inpu	t Enable Bit (C8051F04	0/1/2/3 onl	y).
	0: CNVST2	for ADC2 ur	navailable a	at Port pin.	·			• /
	1: CNVST2							
Bit1:	T3EXE: T3E							
-	0: T3EX una	-						
	1: T3EX rout		•					
Bit0:	T3E: T3 Inpu	•						
Dito.	0: T3 unavai							
	1: T3 routed		•					
	i. is iouled	to Full pill.						

SFR Definition 17.5. P0: Port0 Data


									I
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	,	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7		Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
								SFR Address SFR Page	: 0x80 : All Pages
Bits7-0:	(Writ 0: Lo 1: Lo (Rea 0: PC 1: PC 1: PC Note Interi page	e - Outpu ogic Low ogic High od - Rega 0.n pin is 0.n pin is 0.n pin is 0.n pin is 0.n pin se 0.n p	Output. Output (o indless of) logic low. logic high WR), P0.6 e Section more infor	on I/O pins pen if corre KBR0, XBR (/RD), and "16. Exter r	sponding P 1, XBR2, ar P0.5 (ALE) nal Data Me e also SFR	0MDOUT.n nd XBR3 Re can be driv emory Inter Definition 1	bit = 0). egister setti ven by the E r face and C	ngs). External Dat Dn-Chip XR	a Memory



SFR Definition 17.6. P0MDOUT: Port0 Output Mode


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
								00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Addres	s: 0xA4		
							SFR Page	e: F		
Bits7-0: P0MDOUT.[7:0]: Port0 Output Mode Bits.0: Port Pin output mode is configured as Open-Drain.1: Port Pin output mode is configured as Push-Pull.										
Note:		SDA, SCL, and RX0 (when UART0 is in Mode 0) and RX1 (when UART1 is in Mode 0) are always configured as Open-Drain when they appear on Port pins.								

SFR Definition 17.7. P1: Port1 Data






SFR Definition 17.8. P1MDIN: Port1 Input Mode



SFR Definition 17.9. P1MDOUT: Port1 Output Mode





R/W P2.7	R/W P2.6	R/W P2.5	R/W P2.4	R/W P2.3	R/W P2.2	R/W P2.1	R/W P2.0	Reset Value			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addessable			
							SFR Address SFR Page				
Bits7-0:											
Note:	P2.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Multi- plexed mode, or as Address[7:0] in Non-multiplexed mode). See Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.										

SFR Definition 17.10. P2: Port2 Data


SFR Definition 17.11. P2MDIN: Port2 Input Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Pag	
Bits7-0:	P1MDIN.[7:0] 0: Port Pin is the Port bit w 1: Port Pin is level at the Pi see SFR Defi	configured ill always r configured n. The sta	in Analog I return '0'). T in Digital I te of the we	nput mode. The weak pr nput mode.	ullup on the A read fror	pin is disat n the Port b	oled. bit will retur	n the logic
Notes: 1. 2.	When P2.0 is the crossbar i When P2.1 is the crossbar i	s allowed	to allocate	digital perip	herals on the	his pin.	·	

Rev. 1.6



SFR Definition 17.12. P2MDOUT: Port2 Output Mode




SFR Definition 17.13. P3: Port3 Data


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	s: 0xB0 e: All Pages
Bits7-0:	P3.[7:0]: Po (Write - Out) 0: Logic Lov 1: Logic Hig (Read - Reg 0: P3.n pin i 1: P3.n pin i	out appears v Output. h Output (o jardless of 2 s logic low.	on I/O pins pen if corre XBR0, XBR	sponding P	3MDOUT.n	bit = 0).	C C	rs)
Note:	P3.[7:0] can mode, or as Interface ar ory Interface	D[7:0] in N nd On-Chip	on-multiple:	xed mode).	See Section	on "16. Ext	ernal Data	Memory



SFR Definition 17.14. P3MDIN: Port3 Input Mode



SFR Definition 17.15. P3MDOUT: Port3 Output Mode



17.2. Ports 4 through 7

On C8051F040/2/4/6 devices, all Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See SFR Definition 17.16, SFR Definition 17.18, SFR Definition 17.20, and SFR Definition 17.22 **located on SFR Page F**), a set of SFRs which are both bit and byte-addressable.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SET, and the bitwise MOV operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.



220

17.2.1. Configuring Ports Which are Not Pinned Out

Although P4, P5, P6, and P7 are not brought out to pins on the C8051F041/3/5/7 devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

- 1. Leave the weak pullup devices enabled by setting WEAKPUD (XBR2.7) to a logic 0.
- 2. Configure the output modes of P4, P5, P6, and P7 to "Push-Pull" by writing PnOUT = 0xFF.
- 3. Force the output states of P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data registers: P4 = 0x00, P5 = 0x00, P6= 0x00, and P7 = 0x00.

17.2.2. Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to V_{DD} . In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

The output modes of the Port pins on Ports 4 through 7 are determined by the bits in their respective PnMDOUT Output Mode Registers. Each bit in PnMDOUT controls the output mode of its corresponding port pin (see SFR Definition 17.17, SFR Definition 17.19, SFR Definition 17.21, and SFR Definition 17.23). For example, to place Port pin 4.3 in push-pull mode (digital output), set P4MDOUT.3 to logic 1. All port pins default to open-drain mode upon device reset.

17.2.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" in the PnMDOUT register and writing a logic 1 to the associated bit in the Port Data register. For example, P7.7 is configured as a digital input by setting P7MDOUT.7 to a logic 0, which selects open-drain output mode, and P3.7 to a logic 1, which disables the low-side output driver.

17.2.4. Weak Pullups

By default, each Port pin has an internal weak pullup device enabled which provides a resistive connection (about 100 k Ω) between the pin and V_{DD}. The weak pullup devices can be globally disabled by writing a logic 1 to the Weak Pullup Disable bit, (WEAKPUD, XBR2.7). The weak pullup is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pullup device.

17.2.5. External Memory Interface

If the External Memory Interface (EMIF) is enabled on the High ports (Ports 4 through 7), EMIFLE (XBR2.5) should be set to a logic 0.


If the External Memory Interface is enabled on the High ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus during the MOVX execution. See Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	
 Bits7-0: P4.[7:0]: Port4 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P4MDOUT.n bit = 0). See SFR Definition 17.17. Read - Returns states of I/O pins. 0: P4.n pin is logic low. 1: P4.n pin is logic high. Note: P4.7 (/WR), P4.6 (/RD), and P4.5 (ALE) can be driven by the External Data Memory Interface. See Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for more information. 								

SFR Definition 17.16. P4: Port4 Data


SFR Definition 17.17. P4MDOUT: Port4 Output Mode





R/W P5.7	R/W P5.6	R/W P5.5	R/W P5.4	R/W P5.3	R/W P5.2	R/W P5.1	R/W P5.0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	□ Bit Addressable
							SFR Address SFR Page	
 Bits7-0: P5.[7:0]: Port5 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P5MDOUT bit = 0). See SFR Definition 17.19. Read - Returns states of I/O pins. 0: P5.n pin is logic low. 1: P5.n pin is logic high. 								
Note:	P5.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Non-mul- tiplexed mode). See Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.							

SFR Definition 17.19. P5MDOUT: Port5 Output Mode






R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	
Bits7-0:	 Bits7-0: P6.[7:0]: Port6 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P6MDOUT bit = 0). See SFR Definition 17.21. Read - Returns states of I/O pins. 0: P6.n pin is logic low. 1: P6.n pin is logic high. 							
Note:	P6.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Multi- plexed mode, or as Address[7:0] in Non-multiplexed mode). See Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.							

SFR Definition 17.20. P6: Port6 Data


SFR Definition 17.21. P6MDOUT: Port6 Output Mode





R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P7.7	P7.6	P7.5	P7.4	P7.3	P7.2	P7.1	P7.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	
Bits7-0:	 Bits7-0: P7.[7:0]: Port7 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P7MDOUT bit = 0). See SFR Definition 17.23. Read - Returns states of I/O pins. 0: P7.n pin is logic low. 1: P7.n pin is logic high. 							
Note:	P7.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as D[7:0] in Non-multiplexed mode). See Section "16. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.							

SFR Definition 17.23. P7MDOUT: Port7 Output Mode





18. Controller Area Network (CAN0)

IMPORTANT DOCUMENTATION NOTE: The Bosch CAN Controller is integrated in the C8051F04x Family of devices. This section of the data sheet gives a description of the CAN controller as an overview and offers a description of how the Silicon Labs CIP-51 MCU interfaces with the on-chip Bosch CAN controller. In order to use the CAN controller, please refer to Bosch's C_CAN User's Manual (revision 1.2) as an accompanying manual to Silicon Labs' C8051F04x Data sheet.

The C8051F04x family of devices feature a Control Area Network (CAN) controller that enables serial communication using the CAN protocol. Silicon Labs CAN facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the CIP-51 RAM), a message handler state machine, and control registers. Silicon Labs CAN is a protocol controller and does not provide physical layer drivers (i.e., transceivers). Figure 18.1 shows an example typical configuration on a CAN bus.

Silicon Labs CAN operates at bit rates of up to 1 Mbit/second, though this can be limited by the physical layer chosen to transmit data on the CAN bus. The CAN processor has 32 Message Objects that can be configured to transmit or receive data. Incoming data, message objects and their identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the CIP-51 MCU. In this way, minimal CPU bandwidth is needed to use CAN communication. The CIP-51 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFRs) in the CIP-51.




Figure 18.1. Typical CAN Bus Configuration



18.1. Bosch CAN Controller Operation

The CAN Controller featured in the C8051F04x family of devices is a full implementation of Bosch's full CAN module and fully complies with CAN specification 2.0B. A block diagram of the CAN controller is shown in Figure 18.2. The CAN Core provides shifting (CANTX and CANRX), serial/parallel conversion of messages, and other protocol related tasks such as transmission of data and acceptance filtering. The message RAM stores 32 message objects which can be received or transmitted on a CAN network. The CAN registers and message handler provide an interface for data transfer and notification between the CAN controller and the CIP-51.

The function and use of the CAN Controller is detailed in the *Bosch CAN User's Guide*. The User's Guide should be used as a reference to configure and use the CAN controller. This Silicon Labs data sheet describes how to access the CAN controller.

The CAN Controller is typically initialized using the following steps:

- Step 1. Set the SFRPAGE register to CAN0_PAGE.
- Step 2. Set the INIT the CCE bits to '1' in the CAN0CN Register. See the CAN User's Guide for bit definitions.
- Step 3. Set timing parameters in the Bit Timing Register and the BRP Extension Register.
- Step 4. Initialize each message object or set it's MsgVal bit to NOT VALID.
- Step 5. Reset the INIT bit to '0'.

The CAN Control Register (CAN0CN), CAN Test Register (CAN0TST), and CAN Status Register (CAN0STA) in the CAN controller can be accessed directly or indirectly via CIP-51 SFR's. All other CAN registers must be accessed via an indirect indexing method described in **Section "18.2.5. Using CAN0ADR, CAN0DATH, and CANDATL to Access CAN Registers" on page 232**.




Figure 18.2. CAN Controller Diagram



18.1.1. CAN Controller Timing

The CAN controller's system clock (f_{sys}) is derived from the CIP-51 system clock (SYSCLK). Note that an external oscillator (such as a quartz crystal) is typically required due to the high accuracy requirements for CAN communication. Refer to Section "4.10.4 Oscillator Tolerance Range" in the Bosch CAN User's Guide for further information regarding this topic.

18.1.2. Example Timing Calculation for 1 Mbit/Sec Communication

This example shows how to configure the CAN contoller timing parameters for a 1 Mbit/Sec bit rate. Table 18.1 shows timing-related system parameters needed for the calculation.

Parameter	Value	Description
CIP-51 system clock (SYSCLK)	22.1184 MHz	External oscillator in 'Crystal Oscillator Mode'. A 22.1184 MHz quartz crystal is connected between XTAL1 and XTAL2.
CAN Controller system clock (f _{sys})	22.1184 MHz	Derived from SYSCLK.
CAN clock period (t _{sys})	45.211 ns	Derived from 1/f _{sys} .
CAN time quantum (t _q)	45.211 ns	Derived from t _{sys} x BRP ^{1,2}
CAN bus length 10 m		5 ns/m signal delay between CAN nodes.
Propagation delay time ³	400 ns	2 x (transceiver loop delay + bus line delay)

Table 18.1. Background System Information

Notes:

1. The CAN time quantum (t_q) is the smallest unit of time recognized by the CAN contoller. Bit timing parameters are often specified in integer multiples of the time quantum.

2. The Baud Rate Prescaler (BRP) is defined as the value of the BRP Extension Register plus 1. The BRP Extension Register has a reset value of 0x0000; the Baud Rate Prescaler has a reset value of 1.

3. Based on an ISO-11898 compliant transceiver. CAN does not specify a physical layer.

Each bit transmitted on a CAN network has 4 segments (Sync_Seg, Prop_Seg, Phase_Seg1, and Phase_Seg2), as shown in Figure 18.3. The sum of these segments determines the CAN bit time (1/bit rate). In this example, the desired bit rate is 1 Mbit/sec; therefore, the desired bit time is 1000 ns.




Figure 18.3. Four Segments of a CAN Bit Time



C8051F040/1/2/3/4/5/6/7

We will adjust the length of the 4 bit segments so that their sum is as close as possible to the desired bit time. Since each segment must be an integer multiple of the time quantum (t_q), the closest achievable bit time is 22 t_q (994.642 ns), yielding a bit rate of 1.00539 Mbit/sec. The Sync_Seg is a constant 1 t_q . The Prop_Seg must be greater than or equal to the propagation delay of 400 ns; we choose 9 t_q (406.899 ns).

The remaining time quanta (t_q) in the bit time are divided between Phase_Seg1 and Phase_Seg2 as shown in Figure 18.1. We select Phase_Seg1 = 6 t_q and Phase_Seg2 = 6 t_q .

Phase_Seg1 + Phase_Seg2 = Bit Time - (Sync_Seg + Prop_Seg)

Note 1: If Phase_Seg1 + Phase_Seg2 is even, then Phase_Seg2 = Phase_Seg1.

Note 2: Phase_Seg2 should be at least 2 t_a.

Equation 18.1. Assigning the Phase Segments

The Synchronization Jump Width (SJW) timing parameter is defined by Figure 18.2. It is used for determining the value written to the Bit Timing Register and for determining the required oscillator tolerance. Since we are using a quartz crystal as the system clock source, an oscillator tolerance calculation is not needed.

SJW = min (4, Phase_Seg1)

Equation 18.2. Synchronization Jump Width (SJW)

The value written to the Bit Timing Register can be calculated using Equation 18.3. The BRP Extension register is left at its reset value of 0x0000.

BRPE = BRP - 1 = BRP Extension Register = 0x0000

SJWp = SJW - 1 = min(4, 6) - 1 = 3

TSEG1 = (Prop_Seg + Phase_Seg1 - 1) = 9 + 6 - 1 = 14

 $TSEG2 = (Phase_Seg2 - 1) = 5$

Bit Timing Register = (TSEG2 * 0x1000) + (TSEG1 * 0x0100) + (SJWp * 0x0040) + BRPE = 0x5EC0

Equation 18.3. Calculating the Bit Timing Register Value

The following steps are performed to initialize the CAN timing registers:

- Step 1. Set the SFRPAGE register to CAN0_PAGE.
- Step 2. Set the INIT the CCE bits to '1' in the CAN Control Register accessible through the CANOCN SFR.
- Step 3. Set the CAN0ADR to 0x03 to point to the Bit Timing Register.



Step 4. Write the value 0x5EC0 to the [CAN0DATH:CAN0DATL] CIP-51 SFRs to set the Bit Timing Register using the indirect indexing method described on Section 18.2.5 on page 232.

Step 5. Perform other CAN initializations.

18.2. CAN Registers

CAN registers are classified as follows:

- 1. <u>CAN Controller Protocol Registers</u>: CAN control, interrupt, error control, bus status, test modes.
- Message Object Interface Registers: Used to configure 32 Message Objects, send and receive data to and from Message Objects. The CIP-51 MCU accesses the CAN message RAM via the Message Object Interface Registers. Upon writing a message object number to an IF1 or IF2 Command Request Register, the contents of the associated Interface Registers (IF1 or IF2) will be transferred to or from the message object in CAN RAM.
- 3. <u>Message Handler Registers</u>: These read only registers are used to provide information to the CIP-51 MCU about the message objects (MSGVLD flags, Transmission Request Pending, New Data Flags) and Interrupts Pending (which Message Objects have caused an interrupt or status interrupt condition).
- <u>CIP-51 MCU Special Function Registers (SFR)</u>: Six registers located in the CIP-51 MCU memory map that allow direct access to certain CAN Controller Protocol Registers, and Indexed indirect access to all CAN registers.

18.2.1. CAN Controller Protocol Registers

The CAN Control Protocol Registers are used to configure the CAN controller, process interrupts, monitor bus status, and place the controller in test modes. The CAN controller protocol registers are accessible using CIP-51 MCU SFR's by an indexed method, and some can be accessed directly by addressing the SFR's in the CIP-51 SFR map for convenience.

The registers are: CAN Control Register (CAN0CN), CAN Status Register (CAN0STA), CAN Test Register (CAN0TST), Error Counter Register, Bit Timing Register, and the Baud Rate Prescaler (BRP) Extension Register. CAN0STA, CAN0CN, and CAN0TST can be accessed via CIP-51 MCU SFR's. All others are accessed indirectly using the CAN address indexed method via CAN0ADR, CAN0DATH, and CAN0DATL.

Please refer to the Bosch CAN User's Guide for information on the function and use of the CAN Control Protocol Registers.

18.2.2. Message Object Interface Registers

There are two sets of Message Object Interface Registers used to configure the 32 Message Objects that transmit and receive data to and from the CAN bus. Message objects can be configured for transmit or receive, and are assigned arbitration message identifiers for acceptance filtering by all CAN nodes.

Message Objects are stored in Message RAM, and are accessed and configured using the Message Object Interface Registers. These registers are accessed via the CIP-51's CAN0ADR and CAN0DAT registers using the indirect indexed address method.

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Object Interface Registers.



18.2.3. Message Handler Registers

The Message Handler Registers are *read only* registers. Their flags can be read via the indexed access method with CAN0ADR, CAN0DATH, and CAN0DATL. The message handler registers provide interrupt, error, transmit/receive requests, and new data information.

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Handler Registers.

18.2.4. CIP-51 MCU Special Function Registers

C8051F04x family peripherals are modified, monitored, and controlled using Special Function Registers (SFR's). Only three of the CAN Controller's registers may be accessed directly with SFR's. However, all CAN Controller registers can be accessed indirectly using three CIP-51 MCU SFR's: the CAN Data Registers (CAN0DATH and CAN0DATL) and CAN Address Register (CAN0ADR).

18.2.5. Using CAN0ADR, CAN0DATH, and CANDATL to Access CAN Registers

Each CAN Controller Register has an index number (see Table 18.2). The CAN register address space is 128 words (256 bytes). A CAN register is accessed via the CAN Data Registers (CAN0DATH and CAN0-DATL) when a CAN register's index number is placed into the CAN Address Register (CAN0ADR). For example, if the Bit Timing Register is to be configured with a new value, CAN0ADR is loaded with 0x03. The low byte of the desired value is accessed using CAN0DATL and the high byte of the bit timing register is accessed using CAN0DATL is bit addressable for convenience. To load the value 0x2304 into the Bit Timing Register:

CANOADR = 0x03; // Load Bit Timing Register's index (Table 18.1) CANODATH = 0x23; // Move the upper byte into data reg high byte CANODATL = 0x04; // Move the lower byte into data reg low byte

<u>Note:</u> CAN0CN, CAN0STA, and CAN0TST may be accessed either by using the index method, or by direct access with the CIP-51 MCU SFR's. CAN0CN is located at SFR location 0xF8/SFR page 1 (SFR Definition 18.3), CAN0TST at 0xDB/SFR page 1 (SFR Definition 18.4), and CAN0STA at 0xC0/SFR page 1 (SFR Definition 18.5).

18.2.6. CAN0ADR Autoincrement Feature

For ease of programming message objects, CAN0ADR features autoincrementing for the index ranges 0x08 to 0x12 (Interface Registers 1) and 0x20 to 0x2A (Interface Registers 2). When the CAN0ADR register has an index in these ranges, the CAN0ADR will autoincrement by 1 to point to the next CAN register 16-bit word upon a read/write of <u>CAN0DATL</u>. This speeds programming of the frequently-accessed interface registers when configuring message objects.

<u>NOTE:</u> Table 18.2 below supersedes Figure 5 in Section 3, "Programmer's Model" of the Bosch CAN User's Guide.



CAN Register Index	Register Name	Reset Value	Notes
0x00	CAN Control Register	0x0001	Accessible in CIP-51 SFR Map
0x01	Status Register	0x0000	Accessible in CIP-51 SFR Map
0x02	Error Register	0x0000	Read Only
0x03	Bit Timing Register	0x2301	Write Enabled by CCE Bit in CAN0CN
0x04	Interrupt Register	0x0000	Read Only
0x05	Test Register	0x0000	Bit 7 (RX) is determined by CAN bus
0x06	BRP Extension Register	0x0000	Write Enabled by TEST bit in CAN0CN
0x08	IF1 Command Request	0x0001	CAN0ADR autoincrements in IF1 index space (0x08 - 0x12) upon write to CAN0DATL
0x09	IF1 Command Mask	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0A	IF1 Mask 1	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x0B	IF1 Mask 2	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x0C	IF1 Arbitration 1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0D	IF1 Arbitration 2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0E	IF1 Message Control	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0F	IF1 Data A1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x10	IF1 Data A2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x11	IF1 Data B1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x12	IF1 Data B2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x20	IF2 Command Request	0x0001	CAN0ADR autoincrements in IF2 index space (0x20 - 0x2A) upon write to CAN0DATL
0x21	IF2 Command Mask	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x22	IF2 Mask 1	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x23	IF2 Mask 2	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x24	IF2 Arbitration 1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x25	IF2 Arbitration 2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL


Table 18.2. CAN Register Index and Reset Values



CAN Register Index	Register Name	Reset Value	Notes
0x26	IF2 Message Control	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x27	IF2 Data A1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x28	IF2 Data A2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x29	IF2 Data B1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x2A	IF2 Data B2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x40	Transmission Request 1	0x0000	Transmission request flags for message objects (read only)
0x41	Transmission Request 2	0x0000	Transmission request flags for message objects (read only)
0x48	New Data 1	0x0000	New Data flags for message objects (read only)
0x49	New Data 2	0x0000	New Data flags for message objects (read only)
0x50	Interrupt Pending 1	0x0000	Interrupt pending flags for message objects (read only)
0x51	Interrupt Pending 2	0x0000	Interrupt pending flags for message objects (read only)
0x58	Message Valid 1	0x0000	Message valid flags for message objects (read only)
0x59	Message Valid 2	0x0000	Message valid flags for message objects (read only)

Table 18.2. CAN Register Index and Reset Values (Continued)

Figure 18.4. CAN0DATH: CAN Data Access Register High Byte





SFR Definition 18.1. CAN0DATL: CAN Data Access Register Low Byte


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	SFR Address: 0xD8 SFR Page: 1							
	CAN0DATL: The CAN0D/ CAN Registe The CAN0AI Register. The CAN0DAT R	AT Register ers pointed DR Registe e desired C	rs are used to with the i r is used to AN Registe	to read/write ndex numbe point the [C r's index nu	e register va er in the CA AN0DATH: mber is mo	N0ADR R CAN0DAT	egister. L] to a desi AN0ADR. 1	red CAN

SFR Definition 18.2. CAN0ADR: CAN Address Index


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Pag	
Bit7-0:	CAN0ADR: 0 The CAN0Al Register. The CAN0DAT R <u>Note</u> : When this register "18.2.6. CAI All CAN reg User's Guid	DR Registe e desired C legister can the value o will autoinc NOADR Aut isters' fund	r is used to AN Registe then read/o f CAN0ADF rement by 1 toincremer	point the [C pr's index nu write to and R is 0x08-0x upon a wri ht Feature"	mber is mo from the C 12 and 0x2 te to CAN0 on page 23	oved into CA AN Registe 0-0x2A (IF DATL. See 32 .	AN0ADR. 1 r. 1 and IF2 r Section	⁻he egisters),



SFR Definition	18.3. CAN0CN:	CAN Control
----------------	---------------	-------------




SFR Definition 18.4. CAN0TST: CAN Test





SFR Definition 18.5. CAN0STA: CAN Status





19. System Management BUS/I²C BUS (SMBUS0)

The SMBus0 I/O interface is a two-wire, bi-directional serial bus. SMBus0 is compliant with the System Management Bus Specification, version 2, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus0 interface autonomously controlling the serial transfer of the data. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

SMBus0 may operate as a master and/or slave, and may function on a bus with multiple masters. SMBus0 provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. SMBus0 is controlled by SFRs as described in **Section 19.4 on page 245**.




Figure 19.1. SMBus0 Block Diagram



C8051F040/1/2/3/4/5/6/7

Figure 19.2 shows a typical SMBus configuration. The SMBus0 interface will work at any voltage between 3.0 V and 5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns, respectively.




Figure 19.2. Typical SMBus Configuration

19.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- I²C Manual (AN10216-01) -- March 24, 2003, Philips Semiconductor.
- System Management Bus Specification -- Version 1.1, SBS Implementers Forum.




19.2. SMBus Protocol

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. Note: multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the master in a system; any device who transmits a START and a slave address becomes the master for that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 19.3). If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data one byte at a time and expects an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data and expects an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 19.3 illustrates a typical SMBus transaction.





19.2.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see **Section 19.2.4**). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is non-destructive: one device always wins, and no data is lost.



19.2.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I²C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

19.2.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

19.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 µs, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.

19.3. SMBus Transfer Modes

The SMBus0 interface may be configured to operate as a master and/or a slave. At any particular time, the interface will be operating in one of the following modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. See Table 19.1 for transfer mode status decoding using the SMB0STA status register. The following mode descriptions illustrate an interrupt-driven SMBus0 application; SMBus0 may alternatively be operated in polled mode.

19.3.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. SMBus0 generates a START condition and then transmits the first byte containing the address of the target slave device and the data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface transmits one or more bytes of serial data, waiting for an acknowledge (ACK) from the slave after each byte. To indicate the end of the serial transfer, SMBus0 generates a STOP condition.




Figure 19.4. Typical Master Transmitter Sequence



19.3.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus0 interface generates a START followed by the first data byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives serial data from the slave and generates the clock on SCL. After each byte is received, SMBus0 generates an ACK or NACK depending on the state of the AA bit in register SMB0CN. SMBus0 generates a STOP condition to indicate the end of the serial transfer.




Figure 19.5. Typical Master Receiver Sequence

19.3.3. Slave Transmitter Mode

Serial data is transmitted on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the SMBus0 interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives the clock on SCL and transmits one or more bytes of serial data, waiting for an ACK from the master after each byte. SMBus0 exits slave mode after receiving a STOP condition from the master.




Figure 19.6. Typical Slave Transmitter Sequence



19.3.4. Slave Receiver Mode

Serial data is received on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface receives one or more bytes of serial data; after each byte is received, the interface transmits an ACK or NACK depending on the state of the AA bit in SMB0CN. SMBus0 exits Slave Receiver Mode after receiving a STOP condition from the master.




Figure 19.7. Typical Slave Receiver Sequence



19.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFRs: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

19.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5 µs delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50 µs and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters any one of the 28 possible states except the Idle state. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.



Setting the SMBus0 Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to generate a START, it will do so after this timeout. The bus free period should be less than 50 µs (see SFR Definition 19.2, SMBus0 Clock Rate Register).

When the TOE bit in SMB0CN is set to logic 1, Timer 4 is used to detect SCL low timeouts. If Timer 4 is enabled (see Section "23.2. Timer 2, Timer 3, and Timer 4" on page 297), Timer 4 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 4 enabled and configured to overflow after 25 ms (and TOE set), a Timer 4 overflow indicates a SCL low timeout; the Timer 4 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.



SFR Definition 19.1	. SMB0CN: SMBus0 Control
---------------------	--------------------------

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
BUSY	ENSMB	STA	STO	SI	AA	FTE	TOE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Addres SFR Pag				
Bit7:	BUSY: Busy Status Flag. 0: SMBus0 is free 1: SMBus0 is busy										
Bit6:	ENSMB: SM This bit enab 0: SMBus0 d	Bus Énable les/disable lisabled.		is serial inte	erface.						
Bit5:	 SMBus0 enabled. STA: SMBus Start Flag. No START condition is transmitted. When operating as a master, a START condition is transmitted if the bus is free. (If the bus is not free, the START is transmitted after a STOP is received.) If STA is set after one or 										
Bit4:	 more bytes have been transmitted or received and before a STOP is received, a repeated START condition is transmitted. STO: SMBus Stop Flag. 0: No STOP condition is transmitted. 1: Setting STO to logic 1 causes a STOP condition to be transmitted. When a STOP condition is received, hardware clears STO to logic 0. If both STA and STO are set, a STOP condition is transmitted followed by a START condition. In slave mode, setting the STO flag 										
Bit3:	causes SMBus to behave as if a STOP condition was received. SI: SMBus Serial Interrupt Flag. This bit is set by hardware when one of 27 possible SMBus0 states is entered. (Status code 0xF8 does not cause SI to be set.) When the SI interrupt is enabled, setting this bit causes the CPU to vector to the SMBus interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by software.										
Bit2:	AA: SMBus Assert Acknowledge Flag. This bit defines the type of acknowledge returned during the acknowledge cycle on the SCL line.										
Bit1:	0: A "not acknowledge" (high level on SDA) is returned during the acknowledge cycle. 1: An "acknowledge" (low level on SDA) is returned during the acknowledge cycle. FTE: SMBus Free Timer Enable Bit 0: No timeout when SCL is high										
Bit0:	1: Timeout w TOE: SMBus 0: No timeou	hen SCL h Timeout E t when SC	igh time exe Enable Bit L is low.								
	1: Timeout w	hen SCL lo	ow time exc	eeds limit s	pecified by	Timer 4, if e	enabled.				



19.4.2. Clock Rate Register

SFR Definition 19.2. SMB0CR: SMBus0 Clock Rate


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
Bit7	Dite	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	0000000			
Bit7	Bit6	BID	Вії4	ВЦЗ	Bitz	BILI	SFR Addres SFR Pag				
Bits7-0:	SMB0CR.[7: The SMB0C mode. The 8 timer counts The SMB0C	R Clock Ra bit word study, and wh	te register of tored in the nen it rolls o	controls the SMB0CR F over to 0x00	Register pre , the SCL lo	loads a de ogic state t	dicated 8-bi oggles.	t timer. The			
	unsigned 8-h	bit value in	register SM	B0CR, and	SYSCLK is	the syster					
	$SMB0CR < ((288 - 0.85 \times SYSCLK) / 1.124E6)$										
	The resulting SCL signal high and low times are given by the following equations:										
	$T_{LOW} = (256 - SMB0CR) / SYSCLK$										
	$T_{HIGH} \cong (258 - SMB0CR) / SYSCLK + 625ns$										
	Using the same value of SMB0CR from above, the Bus Free Timeout period is given in the following equation:										
			$\approx 10 \times \frac{(250)}{2}$	6 - SMB0	(CR) + 1						



19.4.3. Data Register

The SMBus0 Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software can read or write to this register while the SI flag is set to logic 1; software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag reads logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.



SFR Definition 19.3. SMB0DAT: SMBus0 Data

19.4.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus0 interface. In slave mode, the seven most-significant bits hold the 7-bit slave address. The least significant bit (Bit0) is used to enable the recognition of the general call address (0x00). If Bit0 is set to logic 1, the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when SMBus0 is operating in master mode.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
SLV6	SLV5	SLV4	SLV3	SLV2	SLV1	SLV0	GC	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
							SFR Address: SFR Page:		
Bits7-1:	Bits7-1: SLV6-SLV0: SMBus0 Slave Address. These bits are loaded with the 7-bit slave address to which SMBus0 will respond when oper- ating as a slave transmitter or slave receiver. SLV6 is the most significant bit of the address and corresponds to the first bit of the address byte received.								
Bit0:	 GC: General Call Address Enable. This bit is used to enable general call address (0x00) recognition. 0: General call address is ignored. 1: General call address is recognized. 								

SFR Definition 19.4. SMB0ADR: SMBus0 Address

19.4.5. Status Register

The SMB0STA Status register holds an 8-bit status code indicating the current state of the SMBus0 interface. There are 28 possible SMBus0 states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when SI = '1'. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMB0STA register is only defined when the SI flag is logic 1. Software should never write to the SMB0STA register; doing so will yield indeterminate results. The 28 SMBus0 states, along with their corresponding status codes, are given in Table 19.1.



SFR Definition	<mark>19.5</mark> .	SMB0STA:	SMBus0 Status
----------------	---------------------	----------	---------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
STA7	STA6	STA5	STA4	STA3	STA2	STA1	STA0	11111000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
							SFR Address SFR Page		
Bits7-3:	Bits7-3: STA7-STA3: SMBus0 Status Code. These bits contain the SMBus0 Status Code. There are 28 possible status codes; each sta- tus code corresponds to a single SMBus state. A valid status code is present in SMB0STA when the SI flag (SMB0CN.3) is set to logic 1. The content of SMB0STA is not defined when the SI flag is logic 0. Writing to the SMB0STA register at any time will yield indeterminate results.								
Bits2-0:	STA2-STA0: The three least significant bits of SMB0STA are always read as logic 0 when the SI flag is logic 1.								



Mode	Status Code	SMBus State	Typical Action
Ъъ	0x08	START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
MT	0x10	Repeated START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
	0x18	Slave Address + W transmitted. ACK received.	Load SMB0DAT with data to be transmit- ted.
mitter	0x20	Slave Address + W transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
Master Transmitter	0x28	Data byte transmitted. ACK received.	 Load SMB0DAT with next byte, OR Set STO, OR Clear STO then set STA for repeated START.
Mas	0x30	Data byte transmitted. NACK received.	1) Retry transfer OR 2) Set STO.
	0x38	Arbitration Lost.	Save current data.
eiver	0x40	Slave Address + R transmitted. ACK received.	If only receiving one byte, clear AA (send NACK after received byte). Wait for received data.
r Rec	0x48	Slave Address + R transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
Master Receiver	0x50	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte. If next byte is last byte, clear AA.
	0x58	Data byte received. NACK transmitted.	Set STO.

Table 19.1. SMB0STA Status Codes and States




Mode	Status Code	SMBus State	Typical Action
	0x60	Own slave address + W received. ACK trans- mitted.	Wait for data.
	0x68	Arbitration lost in sending SLA + R/W as mas- ter. Own address + W received. ACK transmit- ted.	Save current data for retry when bus is free. Wait for data.
<u> </u>	0x70	General call address received. ACK transmit- ted.	Wait for data.
Slave Receiver	0x78	Arbitration lost in sending SLA + R/W as mas- ter. General call address received. ACK trans- mitted.	Save current data for retry when bus is free.
Slave	0x80	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.
0)	0x88	Data byte received. NACK transmitted.	Set STO to reset SMBus.
	0x90	Data byte received after general call address. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.
	0x98	Data byte received after general call address. NACK transmitted.	Set STO to reset SMBus.
	0xA0	STOP or repeated START received.	No action necessary.
	0xA8	Own address + R received. ACK transmitted.	Load SMB0DAT with data to transmit.
Slave Transmitter	0xB0	Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted.	Save current data for retry when bus is free. Load SMB0DAT with data to transmit.
Tra	0xB8	Data byte transmitted. ACK received.	Load SMB0DAT with data to transmit.
ave	0xC0	Data byte transmitted. NACK received.	Wait for STOP.
Sig	0xC8	Last data byte transmitted (AA=0). ACK received.	Set STO to reset SMBus.
Slave	0xD0 SCL Clock High Timer per SMB0CR timed out		Set STO to reset SMBus.
_	0x00	Bus Error (illegal START or STOP)	Set STO to reset SMBus.
A	0xF8	Idle	State does not set SI.

Table 19.1. SMB0STA Status Codes and States (Continued)



20. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.







20.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

20.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

20.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

20.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

20.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

- NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 can be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.
- NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.
- 3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 20.2, Figure 20.3, and Figure 20.4 for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 204 for general purpose port I/O and crossbar information.



20.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 20.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and does not get mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 20.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 20.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.






Figure 20.2. Multiple-Master Mode Connection Diagram




Figure 20.3. 3-Wire Single Master and Slave Mode Connection Diagram




Figure 20.4. 4-Wire Single Master and Slave Mode Connection Diagram



20.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will wait until the byte is transferred before loading it with the transmit buffer's contents.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 20.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and does not get mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 20.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

20.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note: All of the following interrupt bits must be cleared by software.

- 1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.
- 2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.
- 3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.
- 4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.



20.5. Serial Clock Timing

As shown in Figure 20.5, four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. Note: SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity.

Note that in master mode, the SPI samples MISO one system clock before the inactive edge of SCK (the edge where MOSI changes state) to provide maximum settling time for the slave device.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 20.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock frequency. This is provided that the master issues SCK, NSS, and the serial at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock.




Figure 20.5. Data/Clock Timing Diagram



20.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following definitions.

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY	MSTEN	CKPHA	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Page	
Bit 7:	SPIBSY: SP This bit is se		when a SPI	transfer is	in progress	(Master or	slave Mode	5)
Bit 6:	MSTEN: Ma 0: Disable m 1: Enable ma	ster Mode E aster mode	Enable. . Operate ii	n slave mod				
Bit 5:	CKPHA: SPI This bit contr 0: Data sam 1: Data sam	0 Clock Ph rols the SPI pled on first	ase. 0 clock pha : edge of S(ase. CK period.	od.			
Bit 4:	CKPOL: SPI This bit contr 0: SCK line I 1: SCK line I	0 Clock Pol rols the SPI ow in idle s	larity. 0 clock pola tate.	•				
Bit 3:	SLVSEL: Sla This bit is se is cleared to instantaneou	ave Selecter t to logic 1 v logic 0 whe	d Flag. whenever th en NSS is h	igh (slave n	ot selected). This bit d	oes not indi	cate the
Bit 2:	NSSIN: NSS This bit mimi the register i	Instantane	eous Pin İnp Intaneous v	out. value that is	present on			
Bit 1:	SRMT: Shift This bit will b and there is receive buffe the transmit NOTE: SRM	Register Er be set to log no new info er. It returns buffer or by	npty (Valid lic 1 when a prmation ava to logic 0 v a transition	in Slave Mo all data has ailable to re vhen a data n on SCK.	ode). been transf ad from the	transmit b	uffer or write	e to the
Bit 0:	RXBMT: Rec This bit will to information. this bit will re NOTE: RXB	ceive Buffer be set to log If there is no eturn to logi	Empty (Va lic 1 when t ew informat c 0.	lid in Slave he receive l ion availabl	ouffer has b			

SFR Definition 20.1. SPI0CFG: SPI0 Configuration



R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0xF8
Bit 7:	SPIF: SPI0 I This bit is se setting this b automatically	t to logic 1 bit causes tl	by hardwar ne CPU to v	ector to the	SPI0 interr	upt service	•	
Bit 6:	WCOL: Write This bit is se the SPI0 dat cleared by se	e Collision t to logic 1 a register v	Flag. by hardwar	e (and gene	erates a SPI	0 interrupt)		
Bit 5:	MODF: Mod This bit is se collision is d matically cle	e Fault Flag t to logic 1 etected (NS	by hardwar SS is low, M	STEN = 1,	and NSSME	D[1:0] = 01)		
3it 4:	RXOVRN: R This bit is se buffer still ho is shifted into must be clear	eceive Ove t to logic 1 olds unread o the SPI0 ared by soft	errun Flag (by hardwar data from a shift registe ware.	Slave Mode e (and gene a previous ti r. This bit is	only). erates a SPI ransfer and	0 interrupt) the last bit	of the curre	nt transfer
Bits 3-2:	NSSMD1-NS Selects betw (See Section Slave Mode 00: 3-Wire S 01: 4-Wire S 1x: 4-Wire S assume the	veen the fol n "20.2. SF Operation ave or 3-w lave or Mu ingle-Maste	lowing NSS PIO Master M " on page vire Master I lti-Master M er Mode. NS	operation (Mode Opera 259). Mode. NSS ode (Defau	ation" on pa signal is no lt). NSS is a	t routed to Iways an ir	a port pin. put to the c	levice.
Bit 1:	TXBMT: Tran This bit will b data in the tr indicating that	be set to log ansmit buff at it is safe	gic 0 when r fer is transfe	erred to the	SPI shift reg	gister, this b		
3it O:	SPIEN: SPIC This bit enab 0: SPI disab 1: SPI enabl	oles/disable led.	es the SPI.					

SFR Definition 20.2. SPI0CN: SPI0 Control



SFR Definition 20.3. SPI0CKR: SPI0 Clock Rate

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Biti	Dito	Dito	DIG	Dito	DILL	Ditt	SFR Address SFR Page	
ר f c a	SCR7-SCR0 These bits de or master me clock, and is and SPIOCK $\hat{s}_{SCK} = \frac{1}{2}$	etermine th ode operat given in th <i>R</i> is the 8-b	e frequency ion. The SC e following o it value hel	K clock free equation, w	quency is a here SYSC	divided ver <i>LK</i> is the sy	sion of the	system
	or 0 <= SPI			= 0x04,				
	$f_{SCK} = \frac{2}{2}$ $f_{SCK} = 20$	$\frac{2000000}{\times (4+1)}$ $0kHz$						
·	SCA							



SFR Definition 20.4. SPI0DAT: SPI0 Data

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Pag	
	SPI0DAT: SF The SPI0DA blaces the da of SPI0DAT	T register is ata into the	s used to tra transmit bu	ansmit and r ffer and initi	ates a trans			



21. UART0

UART0 is an enhanced serial port with frame error detection and address recognition hardware. UART0 may operate in full-duplex asynchronous or half-duplex synchronous modes, and mutiproccessor communication is fully supported. Receive data is buffered in a holding register, allowing UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. A Receive Overrun bit indicates when new received data is latched into the receive buffer before the previously received byte has been read.

UART0 is accessed via its associated SFRs, Serial Control (SCON0) and Serial Data Buffer (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SCON0 accesses the Receive register and writing SCON0 accesses the Transmit register.

UART0 may be operated in polled or interrupt mode. UART0 has two sources of interrupts: a Transmit Interrupt flag, TI0 (SCON0.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI0 (SCON0.0) set when reception of a data byte is complete. UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine; they must be cleared manually by software. This allows software to determine the cause of the UART0 interrupt (transmit complete or receive complete).




Figure 21.1. UART0 Block Diagram



21.1. UART0 Operational Modes

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 21.1.

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1, 2, 3, or 4 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1, 2, 3, or 4 Overflow	9	1 Start, 1 Stop


Table 21.1. UART0 Modes

21.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 21.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 21.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK/12. RX0 is forced to open-drain in Mode 0, and an external pullup will typically be required.







21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full-duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.




Figure 21.4. UART0 Mode 1 Timing Diagram

The baud rate generated in Mode 1 is a function of timer overflow, shown in Equation 21.1 and Equation 21.3. UARTO can use Timer 1 operating in *8-Bit Auto-Reload Mode*, or Timer 2, 3, or 4 operating in *Auto-reload Mode* to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a rollover from all ones—0xFF for Timer 1, 0xFFFF for Timers 2, 3 and 4— to zero) a clock is sent to the baud rate logic.

Timers 1, 2, 3, and 4 are selected as the baud rate source with bits in the SSTA0 register (see SFR Definition 21.2). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

The Mode 1 baud rate equations are shown below, where T1M is bit4 of register CKCON, TH1 is the 8-bit reload register for Timer 1, and [RCAPnH, RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

When SMOD0 = 0:

Mode1 BaudRate = $1/32 \times \text{Timer1}$ OverflowRate

When SMOD0 = 1:

Mode1_BaudRate = $1/16 \times \text{Timer1}_\text{OverflowRate}$

Equation 21.1. Mode 1 Baud Rate using Timer 1

The Timer 1 overflow rate is determined by the Timer 1 clock source (T1CLK) and reload value (TH1). The frequency of T1CLK is selected as described in **Section "23.1. Timer 0 and Timer 1" on page 289**. The Timer 1 overflow rate is calculated as shown in Equation 21.2.



Timer1_OverflowRate = T1CLK/(256 - TH1)

Equation 21.2. Timer 1 Overflow Rate

When Timers 2, 3, or 4 are selected as a baud rate source, the baud rate is generated as shown in Equation 21.3.

Mode1_BaudRate = $(1/16 \times \text{Timer234}_\text{OverflowRate})$

Equation 21.3. Mode 1 Baud Rate using Timer 2, 3, or 4

The overflow rate for Timer 2, 3, or 4 is determined by the clock source for the timer (TnCLK) and the 16bit reload value stored in the RCAPn register (n = 2, 3, or 4), as shown in Equation 21.4.

Timer234_OverflowRate = TnCLK/(65536 - RCAPn)

Equation 21.4. Timer 2, 3, or 4 Overflow Rate



21.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Mode 2 supports multiprocessor communications and hardware address recognition (see Section 21.2). On transmit, the ninth data bit is determined by the value in TB80 (SCON0.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if RI0 is logic 0 and one of the following requirements are met:

- SM20 is logic 0
- SM20 is logic 1, the received 9th bit is logic 1, and the received address matches the UART0 address as described in Section 21.2.

If the above conditions are satisfied, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.

The baud rate in Mode 2 is either SYSCLK / 32 or SYSCLK / 64, according to the value of the SMOD0 bit in register SSTA0.

$$BaudRate = 2^{SMOD0} \times \left(\frac{SYSCLK}{64}\right)$$

Equation 21.5. Mode 2 Baud Rate




Figure 21.5. UART0 Modes 2 and 3 Timing Diagram




Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram



21.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 uses the Mode 2 transmission protocol with the Mode 1 baud rate generation. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The baud rate is derived from Timer 1 or Timer 2, 3, or 4 overflows, as defined by Equation 21.1 and Equation 21.3. Multiprocessor communications and hardware address recognition are supported, as described in **Section 21.2**.

21.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit and the built-in UART0 address recognition hardware. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0. UART0 will recognize as "valid" (i.e., capable of causing an interrupt) **two** types of addresses: (1) a *masked* address and (2) a *broadcast* address **at any given time**. Both are described below.



21.3. Configuration of a Masked Address

The UART0 address is configured via two SFRs: SADDR0 (Serial Address) and SADEN0 (Serial Address Enable). SADEN0 sets the bit mask for the address held in SADDR0: bits set to logic 1 in SADEN0 correspond to bits in SADDR0 that are checked against the received address byte; bits set to logic 0 in SADEN0 correspond to "don't care" bits in SADDR0.

Example 1, S	SLAVE #1	Example 2, S	LAVE #2	Example 3, S	Example 3, SLAVE #3		
SADDR0	= 00110101	SADDR0	= 00110101	SADDR0	= 00110101		
SADEN0	= 00001111	SADEN0	= 11110011	SADEN0	= 11000000		
UART0 Address	= xxxx0101	UART0 Address	= 0011xx01	UART0 Address	= 00xxxxxx		

Setting the SM20 bit (SCON0.5) configures UART0 such that when a stop bit is received, UART0 will generate an interrupt only if the ninth bit is logic 1 (RB80 = '1') and the received data byte matches the UART0 slave address. Following the received address interrupt, the slave will clear its SM20 bit to enable interrupts on the reception of the following data byte(s). Once the entire message is received, the addressed slave resets its SM20 bit to ignore all transmissions until it receives the next address byte. While SM20 is logic 1, UART0 ignores all bytes that do not match the UART0 address and include a ninth bit that is logic 1.

21.4. Broadcast Addressing

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logical OR of registers SADDR0 and SADEN0, and '0's of the result are treated as "don't cares". Typically a broadcast address of 0xFF (hexadecimal) is acknowledged by all slaves, assuming "don't care" bits as '1's. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).

Example 4, SI	LAVE #1	Example 5, SL	AVE #2	Example 6, SLAVE #3		
SADDR0	= 00110101	SADDR0	= 00110101	SADDR0	= 00110101	
SADEN0	= 00001111	SADEN0	= 11110011	SADEN0	= 11000000	
Broadcast Address	= 00111111	Broadcast Address	= 11110111	Broadcast Address	5 = 11110101	
				dewlt eenee		

Where all ZEROES in the Broadcast address are don't cares.

Note in the above examples 4, 5, and 6, each slave would recognize as "valid" an address of 0xFF as a broadcast address. Also note that examples 4, 5, and 6 uses the same SADDR0 and SADEN0 register values as shown in the examples 1, 2, and 3 respectively (slaves #1, 2, and 3). Thus, a master could address each slave device individually using a masked address, and also broadcast to all three slave devices. For example, if a Master were to send an address of "11110101", only slave #1 would recognize the address as valid. If a master were to then send an address of "1111111", all three slave devices would recognize the address as a valid broadcast address.






Figure 21.7. UART Multi-Processor Mode Interconnect Diagram

21.5. Frame and Transmission Error Detection

All Modes:

The Transmit Collision bit (TXCOL0 bit in register SSTA0) reads '1' if user software writes data to the SBUF0 register while a transmit is in progress.

Modes 1, 2, and 3:

The Receive Overrun bit (RXOV0 in register SSTA0) reads '1' if a new data byte is latched into the receive buffer before software has read the previous byte. The Frame Error bit (FE0 in register SSTA0) reads '1' if an invalid (low) STOP bit is detected.



Oscillator frequency (MHz)	Divide Factor	Timer 1 Reload Value ¹	Timer 2, 3, or 4 Reload Value	Resulting Baud Rate (Hz) ²
24.0	208	0xF3	0xFFF3	115200 (115384)
22.1184	192	0xF4	0xFFF4	115200
18.432	160	0xF6	0xFFF6	115200
11.0592	96	0xFA	0xFFFA	115200
3.6864	32	0xFE	0xFFFE	115200
1.8432	16	0xFF	0xFFFF	115200
24.0	832	0xCC	0xFFCC	28800 (28846)
22.1184	768	0xD0	0xFFD0	28800
18.432	640	0xD8	0xFFD8	28800
11.0592	348	0xE8	0xFFE8	28800
3.6864	128	0xF8	0xFFF8	28800
1.8432	64	0xFC	0xFFFC	28800
24.0	2496	0x64	0xFF64	9600 (9615)
22.1184	2304	0x70	0xFF70	9600
18.432	1920	0x88	0xFF88	9600
11.0592	1152	0xB8	0xFFB8	9600
3.6864	384	0xE8	0xFFE8	9600
1.8432	192	0xF4	0xFFF4	9600

1. Assumes SMOD0=1 and T1M=1.

2. Numbers in parenthesis show the actual baud rate.



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
SM00	SM10	SM20	REN0	TB80	RB80	TI0	RI0	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
		SFR Addres	ss: 0x98									
							SFR Pag	ge: 0				
Bits7-6:		0: Serial Po	rt Operatio	n Mode:								
	Write:						<i>c</i>					
	When writte	en, these bit	s select the	e Serial Po	ort Operatio	n Mode as	follows:					
	SM00	SM10		Мо	do		-					
			Mod				_					
	0	0		-	nronous Mo		_					
	0	1			Variable B		_					
	1	0			T, Fixed Ba		_					
	1	1	Mode 3: 9	-Bit UAR I,	Variable B	aud Rate						
		h:tt.				مام 4 مع ما						
		ese bits retu				s defined a	bove.					
Bit5:		tiprocessor (Operation I	Mode					
	The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect											
	Mode 0: No effect Mode 1: Checks for valid stop bit.											
	0: Logic level of stop bit is ignored.											
	1: RI0 will only be activated if stop bit is logic level 1.											
	Mode 2 and 3: Multiprocessor Communications Enable.											
	0: Logic level of ninth bit is ignored.											
					erated only	when the r	ninth bit is lo	gic 1 and the				
		received add										
Bit4:	REN0: Rec	eive Enable										
	This bit enables/disables the UART0 receiver.											
	0: UART0 r	eception dis	sabled.									
	1: UART0 r	eception en	abled.									
Bit3:		n Transmiss										
	•			•				s 2 and 3. It is				
	not used in Modes 0 and 1. Set or cleared by software as required.											
Bit2:		h Receive B										
		-	-					n Mode 1, if				
		gic 0, RB80	is assigned	the logic l	evel of the	received s	top bit. RB8	is not used i				
	Mode 0.	- 14 1 - 4 4	- 1									
Bit1:		nit Interrupt				44 a l la		• • Oth hit in				
	•	ware when	•			•	•					
		at the begin										
		etting this bit				UARTUI	iterrupt serv	nce routine.				
Bit0:		st be cleare /e Interrupt	•	by SUIWA	IC.							
510.				ata hae he	en receive		n (as solort	ed by the				
	Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UART0 interrupt is enabled, setting this bit causes the CPU to vector to											
	•		•			•	•	•				

SFR Definition 21.1. SCON0: UART0 Control




SFR Definition 21.2. SSTA0: UART0 Status and Clock Selection


	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
FE0	RXOV0	TXCOL0	SMOD0	S0TCLK1	S0TCLK0	S0RCLK1	S0RCLK0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	<u>.</u>				
							SFR Address: SFR Page:					
Bit7:	FE0: Frame											
	This flag ind 0: Frame Err				t is detecte	d.						
	1: Frame Error has been detected.											
Bit6:	RXOV0: Red											
	This flag ind	icates new o	data has b	een latche	d into the r	eceive buff	er before sof	tware has				
	read the pre											
	0: Receive overrun has not been detected.											
	1: Receive C											
Bit5:	TXCOL0: Transmit Collision Flag. This flag indicates user software has written to the SBUF0 register while a tran											
	This flag indi progress.	icates user s	software h	as written t	o the SBUI	-0 register	while a trans	mission is i				
	0: Transmission Collision has not been detected.											
	1: Transmission Collision has been detected.											
Bit4:	SMOD0: UART0 Baud Rate Doubler Enable.											
	This bit enables/disables the divide-by-two function of the UART0 baud rate logic for config											
	urations described in the UART0 section.											
				section.			bauu rate log					
	0: UART0 ba	aud rate divi	ide-by-two	section. enabled.								
		aud rate divi	ide-by-two	section. enabled.								
3its3-2:	0: UART0 ba	aud rate divi aud rate divi	ide-by-two ide-by-two	section. enabled. disabled.				ic for conin				
3its3-2:	0: UART0 ba 1: UART0 ba	aud rate divi aud rate divi	ide-by-two ide-by-two Rate Clock	section. • enabled. • disabled. • Selection • ial Transm	Bits. iit Baud R a	ate Clock S	Source					
3its3-2:	0: UART0 ba 1: UART0 ba UART0 Tran	aud rate divi aud rate divi smit Baud F S0TCLK0 0	ide-by-two ide-by-two Rate Clock	section. enabled. disabled. Selection ial Transm mer 1 gene	Bits. iit Baud R a rates UAR	ate Clock S	Source					
3its3-2:	0: UART0 ba 1: UART0 ba UART0 Tran	aud rate divi aud rate divi smit Baud F S0TCLK0	ide-by-two ide-by-two Rate Clock	section. enabled. disabled. Selection ial Transm mer 1 gene 2 Overflow	Bits. it Baud R a rates UAR generates	ate Clock S T0 TX Bauc UART0 TX	Source					
3its3-2:	0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0	aud rate divi aud rate divi smit Baud F S0TCLK0 0	ide-by-two ide-by-two Rate Clock Ser Tir Timer	section. enabled. disabled. Selection rial Transm mer 1 gene 2 Overflow 3 Overflow	Bits. iit Baud R a rates UAR generates generates generates	ate Clock S T0 TX Bauc UART0 TX UART0 TX	Source d Rate baud rate baud rate					
3its3-2:	0: UARTO ba 1: UARTO ba UARTO Tran SOTCLK1 0 0	aud rate divi aud rate divi smit Baud F S0TCLK0 0 1	ide-by-two ide-by-two Rate Clock Ser Tir Timer	section. enabled. disabled. Selection rial Transm mer 1 gene 2 Overflow 3 Overflow	Bits. iit Baud R a rates UAR generates generates generates	ate Clock S T0 TX Bauc UART0 TX	Source d Rate baud rate baud rate					
	0: UART0 ba 1: UART0 ba UART0 Tran S0TCLK1 0 0 1	aud rate divi aud rate divi smit Baud F S0TCLK0 0 1 0 1	ide-by-two ide-by-two Rate Clock Ser Tir Timer 2 Timer 2	section. enabled. disabled. Selection ial Transm mer 1 gene 2 Overflow 3 Overflow 4 Overflow	Bits. it Baud Ra rates UAR generates generates generates generates	ate Clock S T0 TX Bauc UART0 TX UART0 TX	Source d Rate baud rate baud rate					
	0: UARTO ba 1: UARTO ba UARTO Tran SOTCLK1 0 0 1 1 UARTO Reco	aud rate divi aud rate divi smit Baud F S0TCLK0 0 1 0 1	ide-by-two ide-by-two Rate Clock	section. enabled. disabled. Selection rial Transm ner 1 gene 2 Overflow 3 Overflow 4 Overflow Selection	Bits. iit Baud Ra rates UAR ⁻ generates generates generates Bits e Baud Ra	ate Clock S TO TX Baud UARTO TX UARTO TX UARTO TX UARTO TX	Source d Rate baud rate baud rate baud rate					
	0: UARTO ba 1: UARTO ba UARTO Tran SOTCLK1 0 0 1 1 UARTO Reco SORCLK1 0	aud rate divi aud rate divi smit Baud F S0TCLK0 0 1 0 1 eive Baud R S0RCLK0 0	ide-by-two ide-by-two Rate Clock	section. enabled. disabled. Selection rial Transm mer 1 gene 2 Overflow 3 Overflow 4 Overflow Selection rial Receiv mer 1 gene	Bits. it Baud R a rates UAR generates generates generates Bits e Baud R a rates UAR	ate Clock S TO TX Baud UARTO TX UARTO TX UARTO TX UARTO TX	Source Date Daud rate Daud rate Daud rate Daud rate					
Bits3-2: Bits1-0:	0: UART0 ba 1: UART0 ba UART0 Tran SOTCLK1 0 0 1 1 UART0 Reco SORCLK1 0 0 0	aud rate divi aud rate divi smit Baud F S0TCLK0 0 1 0 1 eive Baud R S0RCLK0 0 1	ide-by-two ide-by-two Rate Clock	section. enabled. disabled. Selection ial Transm mer 1 gene 2 Overflow 3 Overflow Selection rial Receiv ner 1 gene 2 Overflow	Bits. it Baud Ra rates UAR generates generates generates Bits e Baud Ra rates UAR generates	ate Clock S TO TX Baud UARTO TX UARTO TX UARTO TX TO RX Baud UARTO RX	Source d Rate baud rate baud rate baud rate baud rate Gource d Rate baud rate					
	0: UARTO ba 1: UARTO ba UARTO Tran SOTCLK1 0 0 1 1 UARTO Reco SORCLK1 0	aud rate divi aud rate divi smit Baud F S0TCLK0 0 1 0 1 eive Baud R S0RCLK0 0	ide-by-two ide-by-two Rate Clock	section. enabled. disabled. Selection ial Transm mer 1 gene 2 Overflow 3 Overflow Selection rial Receiv ner 1 gene 2 Overflow 3 Overflow	Bits. it Baud Ra rates UAR generates generates Bits e Baud Ra rates UAR generates generates generates	ate Clock S TO TX Baud UARTO TX UARTO TX UARTO TX UARTO TX TO RX Baud UARTO RX UARTO RX	Source d Rate baud rate baud rate baud rate baud rate Gource d Rate baud rate					




SFR Definition 21.3. SBUF0: UART0 Data Buffer



SFR Definition 21.4. SADDR0: UART0 Slave Address



SFR Definition 21.5. SADEN0: UART0 Slave Address Enable





22. UART1

UART1 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in **Section "22.1. Enhanced Baud Rate Generation" on page 278**). Received data buffering allows UART1 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART1 has two associated SFRs: Serial Control Register 1 (SCON1) and Serial Data Buffer 1 (SBUF1). The single SBUF1 location provides access to both transmit and receive registers. Reading SBUF1 accesses the buffered Receive register; writing SBUF1 accesses the Transmit register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete).




Figure 22.1. UART1 Block Diagram



22.1. Enhanced Baud Rate Generation

The UART1 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 22.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




Figure 22.2. UART1 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "23.1.3. Mode 2: 8-bit Counter/ Timer with Auto-Reload" on page 291). The Timer 1 reload value should be set so that overflows will occur at two times the desired baud rate. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART1 baud rate is determined by Equation 22.1, where $T1_{CLK}$ is the frequency of the clock supplied to Timer 1, and *TH1* is the high byte of Timer 1 (reload value).

$$UartBaudRate = \frac{T1_{CLK}}{(256 - TH1)} \times \frac{1}{2}$$

Timer 1 clock frequency is selected as described in **Section "23.1. Timer 0 and Timer 1" on page 289**. A quick reference for typical baud rates and system clock frequencies is given in Table 22.1 through Table 22.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "23.1. Timer 0 and Timer 1" on page 289 for more details).



22.2. Operational Modes

UART1 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S1MODE bit (SCON1.7). Typical UART connection options are shown below.




Figure 22.3. UART Interconnect Diagram

22.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX1 pin and received at the RX1 pin. On receive, the eight data bits are stored in SBUF1 and the stop bit goes into RB81 (SCON1.2).

Data transmission begins when software writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: RI1 must be logic 0, and if MCE1 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF1 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF1, the stop bit is stored in RB81 and the RI1 flag is set. If these conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set. An interrupt will occur if enabled when either TI1 or RI1 is set.




Figure 22.4. 8-Bit UART Timing Diagram



22.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB81 (SCON1.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB81 (SCON1.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: (1) RI1 must be logic 0, and (2) if MCE1 is logic 1, the 9th bit must be logic 1 (when MCE1 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF1, the ninth bit is stored in RB81, and the RI1 flag is set to '1'. A UART1 interrupt will occur if enabled when either TI1 or RI1 is set to '1'.




Figure 22.5. 9-Bit UART Timing Diagram



22.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE1 bit (SCON1.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB81 = 1) signifying an address byte has been received. In the UART interrupt handler, software should compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave should clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave should reset its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).




Figure 22.6. UART Multi-Processor Mode Interconnect Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
S1MODE	Ξ -	MCE1	REN1	TB81	RB81	TI1	RI1	0100000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
							SFR Addres SFR Pag						
Bit7:	S1MODE: S This bit sele 0: Mode 0: 3 1: Mode 1: 9	ects the UAF 8-bit UART	RT1 Operati with Variable	on Mode. e Baud Rat									
Bit6:	UNUSED. F												
Bit5:	MCE1: Mult	•											
			•	t on the Se	rial Port 0 O	peration M	lode.						
	Mode 0: Ch		•	i a la a ra d									
		ogic level of	•	•	is logic lovel	1							
	1: RI1 will only be activated if stop bit is logic level 1. Mode 1: Multiprocessor Communications Enable.												
	0: Logic level of ninth bit is ignored.												
		•		•	ated only wh	en the nint	th bit is loa	ic 1.					
Bit4:	REN1: Rec				,,								
	This bit ena	bles/disable	s the UART	receiver.									
	0: UART1 re	eception dis	abled.										
	1: UART1 re	•											
Bit3:	TB81: Ninth												
								ART Mode. It					
D'10				Set or clear	ed by softwa	ire as requ	ired.						
Bit2:	RB81: Ninth												
	data bit in N	•	alue of the s		Mode 0; it is	s assigned	the value	or the 9th					
Bit1:	TI1: Transm												
Dit i.	Set by hard bit UART M	ware when a ode, or at th enabled, set	a byte of da e beginning ting this bit	of the STC causes the	OP bit in 9-bi CPU to vect	t UART Mo	ode). Wher	e 8th bit in 8- 1 the UART1 rrupt service					
Bit0:	RI1: Receiv	•	•										
	bit sampling	g time). Whe	n the UAR1	1 interrupt	s been recei is enabled, routine. This	setting this	s bit to '1' c						

SFR Definition 22.1. SCON1: Serial Port 1 Control



SFR Definition 22.2. SBUF1: Serial (UART1) Port Data Buffer

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Pag	
Bits7-0:	SBUF1[7:0]: This SFR ac data is writte sion. Writing contents of t	cesses two en to SBUF ⁻ a byte to S	registers; a 1, it goes to BUF1 is wh	transmit sh the transmi	ift régister a t shift regis	ter and is h	eld for seri	al transmis-



Table 22.1. Timer Settings for Standard Baud Rates Using the Internal 24.5 MHz
Oscillator

Frequency: 24.5 MHz										
Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [*]	T1M [*]	Timer 1 Reload Value (hex)				
230400	-0.32%	106	SYSCLK	XX	1	0xCB				
115200	-0.32%	212	SYSCLK	XX	1	0x96				
57600	0.15%	426	SYSCLK	XX	1	0x2B				
28800	-0.32%	848	SYSCLK / 4	01	0	0x96				
14400	0.15%	1704	SYSCLK / 12	00	0	0xB9				
9600	-0.32%	2544	SYSCLK / 12	00	0	0x96				
2400	-0.32%	10176	SYSCLK / 48	10	0	0x96				
1200	0.15%	20448	SYSCLK / 48	10	0	0x2B				

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

Table 22.2. Timer Settings for Standard Baud Rates Using an External 25.0 MHz Oscillator

		Frequ	uency: 25.0 M	ИНz		
Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [*]	T1M [*]	Timer 1 Reload Value (hex)
230400	-0.47%	108	SYSCLK	XX	1	0xCA
115200	0.45%	218	SYSCLK	XX	1	0x93
57600	-0.01%	434	SYSCLK	XX	1	0x27
28800	0.45%	872	SYSCLK/4	01	0	0x93
14400	-0.01%	1736	SYSCLK / 4	01	0	0x27
9600	0.15%	2608	EXTCLK / 8	11	0	0x5D
2400	0.45%	10464	SYSCLK / 48	10	0	0x93
1200	-0.01%	20832	SYSCLK / 48	10	0	0x27
57600	-0.47%	432	EXTCLK / 8	11	0	0xE5
28800	-0.47%	864	EXTCLK / 8	11	0	0xCA
14400	0.45%	1744	EXTCLK / 8	11	0	0x93
9600	0.15%	2608	EXTCLK / 8	11	0	0x5D

X = Don't care



		-	Hz Oscillato							
	Frequency: 22.1184 MHz									
Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [*]	T1M*	Timer 1 Reload Value (hex)				
230400	0.00%	96	SYSCLK	XX	1	0xD0				
115200	0.00%	192	SYSCLK	XX	1	0xA0				
57600	0.00%	384	SYSCLK	XX	1	0x40				
28800	0.00%	768	SYSCLK / 12	00	0	0xE0				
14400	0.00%	1536	SYSCLK / 12	00	0	0xC0				
9600	0.00%	2304	SYSCLK / 12	00	0	0xA0				
2400	0.00%	9216	SYSCLK / 48	10	0	0xA0				
1200	0.00%	18432	SYSCLK / 48	10	0	0x40				
230400	0.00%	96	EXTCLK / 8	11	0	0xFA				
115200	0.00%	192	EXTCLK / 8	11	0	0xF4				
57600	0.00%	384	EXTCLK / 8	11	0	0xE8				
28800	0.00%	768	EXTCLK / 8	11	0	0xD0				
14400	0.00%	1536	EXTCLK / 8	11	0	0xA0				
9600	0.00%	2304	EXTCLK / 8	11	0	0x70				
	X = Don't cor	_								

Table 22.3. Timer Settings for Standard Baud Rates Using an External22.1184 MHz Oscillator

X = Don't care



Baud Rate (bps) % Error 0.00% Divide Factor Source Source (pre-scale select)* Reload Value (hex) 230400 0.00% 80 SYSCLK XX 1 0xD8 115200 0.00% 160 SYSCLK XX 1 0xB0 57600 0.00% 320 SYSCLK XX 1 0xB0 28800 0.00% 640 SYSCLK / 4 01 0 0xB0 14400 0.00% 1280 SYSCLK / 4 01 0 0x60 9600 0.00% 1920 SYSCLK / 4 01 0 0xB0 2400 0.00% 15360 SYSCLK / 48 10 0 0xB0 1200 0.00% 15360 SYSCLK / 48 10 0 0x60 230400 0.00% 80 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xF6				cillator							
Baud Rate (bps) % Error 0.00% Divide Factor Source 0 (pre-scale select)* Reload Value (hex) 230400 0.00% 80 SYSCLK XX 1 0xD8 115200 0.00% 160 SYSCLK XX 1 0xB0 57600 0.00% 320 SYSCLK XX 1 0xB0 28800 0.00% 640 SYSCLK / 4 01 0 0xB0 14400 0.00% 1280 SYSCLK / 4 01 0 0x60 9600 0.00% 1920 SYSCLK / 4 01 0 0xB0 2400 0.00% 15360 SYSCLK / 48 10 0 0xB0 1200 0.00% 15360 SYSCLK / 48 10 0 0x60 230400 0.00% 80 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xF6											
115200 0.00% 160 SYSCLK XX 1 0xB0 57600 0.00% 320 SYSCLK XX 1 0x60 28800 0.00% 640 SYSCLK / 4 01 0 0xB0 14400 0.00% 1280 SYSCLK / 4 01 0 0xB0 9600 0.00% 1280 SYSCLK / 4 01 0 0xB0 2400 0.00% 1920 SYSCLK / 48 10 0 0xB0 1200 0.00% 15360 SYSCLK / 48 10 0 0x60 1200 0.00% 15360 SYSCLK / 48 10 0 0x60 1200 0.00% 160 EXTCLK / 8 11 0 0xF6 115200 0.00% 320 EXTCLK / 8 11 0 0xF6	Baud Rate (bps)	% Error	Divide Factor	Source	(pre-scale select) [*]	T1M*	(hex)				
57600 0.00% 320 SYSCLK XX 1 0x60 28800 0.00% 640 SYSCLK/4 01 0 0xB0 0x60 14400 0.00% 1280 SYSCLK/4 01 0 0x60 0x60 9600 0.00% 1280 SYSCLK/4 01 0 0x60 0x60 9600 0.00% 1920 SYSCLK/4 01 0 0x60 0x80 230400		80			1	0xD8					
28800 0.00% 640 SYSCLK/4 01 0 0xB0 14400 0.00% 1280 SYSCLK/4 01 0 0x60 9600 0.00% 1920 SYSCLK/12 00 0 0xB0 2400 0.00% 7680 SYSCLK/48 10 0 0xB0 1200 0.00% 15360 SYSCLK/48 10 0 0x60 230400 0.00% 80 EXTCLK/8 11 0 0xFB 115200 0.00% 160 EXTCLK/8 11 0 0xF6 57600 0.00% 320 EXTCLK/8 11 0 0xEC	115200	0.00%	160	SYSCLK	XX	1	0xB0				
14400 0.00% 1280 SYSCLK / 4 01 0 0x60 0x60 9600 0.00% 1920 SYSCLK / 12 00 0 0xB0 0xB0	57600	0.00%	320	SYSCLK	XX	1	0x60				
9600 0.00% 1920 SYSCLK / 12 00 0 0xB0 2400 0.00% 7680 SYSCLK / 48 10 0 0xB0 1200 0.00% 15360 SYSCLK / 48 10 0 0x60 230400 0.00% 80 EXTCLK / 8 11 0 0xFB 115200 0.00% 160 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xEC	28800	0.00%	640	SYSCLK / 4	01	0	0xB0				
2400 0.00% 7680 SYSCLK / 48 10 0 0xB0 1200 0.00% 15360 SYSCLK / 48 10 0 0x60 230400 0.00% 80 EXTCLK / 8 11 0 0xFB 115200 0.00% 160 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xEC	14400	0.00%	1280	SYSCLK / 4	01	0	0x60				
1200 0.00% 15360 SYSCLK / 48 10 0 0x60 230400 0.00% 80 EXTCLK / 8 11 0 0xFB 115200 0.00% 160 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xEC	9600	0.00%	1920	SYSCLK / 12	00	0	0xB0				
230400 0.00% 80 EXTCLK / 8 11 0 0xFB 115200 0.00% 160 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xEC	2400	0.00%	7680	SYSCLK / 48	10	0	0xB0				
115200 0.00% 160 EXTCLK / 8 11 0 0xF6 57600 0.00% 320 EXTCLK / 8 11 0 0xEC	1200	0.00%	15360	SYSCLK / 48	10	0	0x60				
57600 0.00% 320 EXTCLK / 8 11 0 0xEC	230400	0.00%	80	EXTCLK / 8	11	0	0xFB				
	115200	0.00%	160	EXTCLK / 8	11	0	0xF6				
	57600	0.00%	320	EXTCLK / 8	11	0	0xEC				
28800 0.00% 640 EXTCLK/8 11 0 0XD8	28800	0.00%	640	EXTCLK / 8	11	0	0xD8				
14400 0.00% 1280 EXTCLK / 8 11 0 0xB0	14400	0.00%	1280	EXTCLK / 8	11	0	0xB0				
9600 0.00% 1920 EXTCLK / 8 11 0 0x88	9600	0.00%	1920	EXTCLK / 8	11	0	0x88				

Table 22.4. Timer Settings for Standard Baud Rates Using an External 18.432 MHz Oscillator

X = Don't care



			HZ OSCIIIATO							
	Frequency: 11.0592 MHz									
Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [*]	T1M [*]	Timer 1 Reload Value (hex)				
230400	0.00%	48	SYSCLK	XX	1	0xE8				
115200	0.00%	96	SYSCLK	XX	1	0xD0				
57600	0.00%	192	SYSCLK	XX	1	0xA0				
28800	0.00%	384	SYSCLK	XX	1	0x40				
14400	0.00%	768	SYSCLK / 12	00	0	0xE0				
9600	0.00%	1152	SYSCLK / 12	00	0	0xD0				
2400	0.00%	4608	SYSCLK / 12	00	0	0x40				
1200	0.00%	9216	SYSCLK / 48	10	0	0xA0				
230400	0.00%	48	EXTCLK / 8	11	0	0xFD				
115200	0.00%	96	EXTCLK / 8	11	0	0xFA				
57600	0.00%	192	EXTCLK / 8	11	0	0xF4				
28800	0.00%	384	EXTCLK / 8	11	0	0xE8				
14400	0.00%	768	EXTCLK / 8	11	0	0xD0				
9600	0.00%	1152	EXTCLK / 8	11	0	0xB8				
	X = Don't care	2								

Table 22.5. Timer Settings for Standard Baud Rates Using an External11.0592 MHz Oscillator

X = Don't care



Oscillator										
	Frequency: 3.6864 MHz									
 Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [*]	T1M [*]	Timer 1 Reload Value (hex)				
230400	0.00%	16	SYSCLK	XX	1	0xF8				
115200	0.00%	32	SYSCLK	XX	1	0xF0				
57600	0.00%	64	SYSCLK	XX	1	0xE0				
28800	0.00%	128	SYSCLK	XX	1	0xC0				
14400	0.00%	256	SYSCLK	XX	1	0x80				
9600	0.00%	384	SYSCLK	XX	1	0x40				
2400	0.00%	1536	SYSCLK / 12	00	0	0xC0				
1200	0.00%	3072	SYSCLK / 12	00	0	0x80				
230400	0.00%	16	EXTCLK/8	11	0	0xFF				
115200	0.00%	32	EXTCLK / 8	11	0	0xFE				
57600	0.00%	64	EXTCLK / 8	11	0	0xFC				
28800	0.00%	128	EXTCLK / 8	11	0	0xF8				
14400	0.00%	256	EXTCLK / 8	11	0	0xF0				
9600	0.00%	384	EXTCLK / 8	11	0	0xE8				
	V - Don't cor									

Table 22.6. Timer Settings for Standard Baud Rates Using an External 3.6864 MHzOscillator

X = Don't care

*Note: SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

Rev. 1.6



23. Timers

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADC, DAC's, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timers 2, 3, and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a 50% duty-cycle square-wave (toggle output) at an external port pin.

Timer 0 and Timer 1 Modes:	Timer 2, 3, and 4 Modes:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Toggle Output
Two 8-bit counter/timers (Timer 0 only)	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See SFR Definition 23.3 for pre-scaled clock selection). Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timers 2, 3, and 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

23.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "12.3.5. Interrupt Register Descriptions" on page 156); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 12.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently.

23.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.



C8051F040/1/2/3/4/5/6/7

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 204 for information on selecting and configuring external I/O pins). Clearing C/T0 selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see SFR Definition 23.3).

Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is logic-level 1. Setting GATE0 to '1' allows the timer to be controlled by the external input signal / INT0 (see Section "12.3.5. Interrupt Register Descriptions" on page 156), facilitating pulse width measurements.

TR0 GATE0 /INT0 Counter/Timer									
0 X X Disabled									
1 0 X Enabled									
1 1 0 Disabled									
1 1 1 Enabled									
Note: X = D	Note: X = Don't Care								

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1.




Figure 23.1. T0 Mode 0 Block Diagram

23.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.




Figure 23.2. T0 Mode 2 Block Diagram



C8051F040/1/2/3/4/5/6/7

23.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/ timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 23.3. T0 Mode 3 Block Diagram



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressabl
							SFR Addres SFR Pag	
Sit7:	TF1: Timer 1 Set by hardw matically clea 0: No Timer 1: Timer 1 ha	vare when T ared when t 1 overflow o	Timer 1 ove the CPU ve detected.					
iit6:	TR1: Timer 1 0: Timer 1 di 1: Timer 1 er	Run Contr						
iit5:	TF0: Timer 0 Set by hardw matically clea 0: No Timer 0 1: Timer 0 ha	Overflow F vare when ared when 0 overflow o	Timer 0 ove the CPU ve detected.					
bit4:	TR0: Timer 0 di 0: Timer 0 di 1: Timer 0 er) Run Contr sabled.						
iit3:	IE1: External This flag is so cleared by so rupt 1 service	l Interrupt 1 et by hardw oftware but	are when a is automati	cally cleare	d when the	CPU vector	rs to the Ex	
lit2:	IT1: Interrupt This bit select active-low. 0: /INT1 is le	ts whether	the configued, active-lo	W.	nterrupt will	be falling-e	edge sensi	tive or
lit1:	1: /INT1 is ed IE0: External This flag is so cleared by so rupt 0 service	I Interrupt 0 et by hardw oftware but). vare when a is automation	n edge/leve cally cleare	d when the	CPU vector	rs to the Ex	
iitO:	IT0: Interrupt This bit select active-low. 0: /INT0 is le	t 0 Type Se cts whether	lect. the configu	ired /INT0 i			-	tive or



	D 444	D 444	D 444	D 444	D 44/	544	D 444					
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
GATE1	-		T1M0	GATE0	C/T0	T0M1	TOMO	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Addres SFR Pag					
Bit7:	GATE1: Timer 1 Gate Control. 0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.											
Bit6:	1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic 1. C/T1: Counter/Timer 1 Select.											
	0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).											
	1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin											
Bits5-4:	(T1). T1M1-T1M0: Timer 1 Mode Select.											
DII50-4.	These bits select the Timer 1 operation mode.											
	T1M1	T1M0	Mode									
	0	0	Mode 0: 13-bit counter/timer									
	0	1	Mode 1: 16-bit counter/timer									
	1	0	Mode 2: 8-bit counter/timer with auto-reload									
	1	1	Mode 3: Timer 1 inactive									
D:10												
Bit3:	GATE0: Timer 0 Gate Control.											
	0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level. 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic 1.											
Bit2:	C/T0: Counter/Timer Select.											
DILZ.	0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).											
	1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin											
	(TO).											
Bits1-0:	T0M1-T0M0: Timer 0 Mode Select.											
	These bits select the Timer 0 operation mode.											
	T0M1	T0M0	Mode									
	0	0	Mode 0: 13-bit counter/timer									
	0	1	Mode 1: 16-bit counter/timer									
	1	0	Mode 2: 8	k								
	1	1	Mod									


SFR Definition 23.2. TMOD: Timer Mode



SFR Definition 23.3. CKCON: Clock Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
			1								
-	-	-	T1M	TOM	-	SCA1	SCA0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Addres SFR Pag				
Bits7-5:			b, Write = do	on't care.							
Bit4:	T1M: Timer 1 Clock Select.										
	This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.										
	0: Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.										
Bit3:	1: Timer 1 uses the system clock. T0M: Timer 0 Clock Select.										
Dito.	This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to										
	logic 1.										
	0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0.										
	1: Counter/Timer 0 uses the system clock.										
Bit2:	•										
Bits1-0: SCA1-SCA0: Timer 0/1 Prescale Bits											
	These bits control the division of the clock supplied to Timer 0 and/or Timer 1 if configured										
to use prescaled clock inputs.											
	SCA1	SCA0	Presc	aled Clock							
	0	0	System clo	ck divided b	y 12						
	0	1	System clo	ock divided	by 4						
	1	0	System clo	ck divided b	y 48						
	1	1	External cl	ock divided	by 8						
	L	I									

SFR Definition 23.4. TL0: Timer 0 Low Byte







SFR Definition 23.5. TL1: Timer 1 Low Byte



SFR Definition 23.6. TH0: Timer 0 High Byte



SFR Definition 23.7. TH1: Timer 1 High Byte





23.2. Timer 2, Timer 3, and Timer 4

Timers n are 16-bit counter/timers, each formed by two 8-bit SFRs: TMRnL (low byte) and TMRnH (high byte) where n = 2, 3, and 4 for timers 2, 3, and 4 respectively. These timers feature auto-reload, capture, and toggle output modes with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer n Control registers (TMRnCN). Toggle output mode is selected using the Timer 2, 3, and 4 Configuration registers (TMRnCF). These timers may also be used to generate a square-wave at an external pin. As with Timers 0 and 1, Timers n can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/Tn (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the system clock or external clock as input for the timer). When C/Tn is set to 1, the timer is configured as a counter (i.e., high-to-low transitions at the Tn input pin increment (or decrement) the counter/timer register). Refer to Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 204 for information on selecting and configuring external I/ O pins for digital peripherals, such as the Tn pin. Timer 2 and 3 can be used to generate baud rates for UART 1, and Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0.

Timer n can use either SYSCLK, SYSCLK divided by 2, SYSCLK divided by 12, an external clock divided by 8, or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/Tn bit (TMRnCN.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by two, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see SFR Definition 23.9). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/timer register (i.e., configured as a counter).

23.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's respective Decrement Enable Bit (DCEN) in the Timer Configuration Register (See SFR Definition 23.9) is set to '1', the timer can then count *up* or *down*. When DCEN = 1, the direction of the timer's count is controlled by the TnEX pin's logic level. When TnEX = 1, the counter/timer will count up; when TnEX = 0, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCEN = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCEN = 1.



23.2.2. Capture Mode

In Capture Mode, Timer n will operate as a 16-bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to '1', a high-to-low transition on the TnEX input pin causes the 16-bit value in the associated timer (TMRnH, TMRnL) to be loaded into the capture registers (RCAPnH, RCAPnL). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to '1' and an interrupt will occur if the interrupt is enabled. See **Section "12.3. Interrupt Handler" on page 153** for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to '1' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to '1'. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0x0000 to 0xFFFF. Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to '1', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer n Run Control bit TRn (TMRnCN.2) to logic 1. The Timer n respective External Enable EXENn (TMRnCN.3) must also be set to logic 1 to enable captures. If EXENn is cleared, transitions on TnEX will be ignored.




Figure 23.4. Tn Capture Mode Block Diagram



23.2.3. Auto-Reload Mode

In Auto-Reload Mode, the counter/timer can be configured to count up or down and cause an interrupt/flag to occur upon an overflow/underflow event. When counting up, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) upon overflow/underflow, the values in the Reload/Capture Registers (RCAPnH and RCAPnL) are loaded into the timer, and the timer is restarted. When the Timer External Enable Bit (EXENn) bit is set to '1' and the Decrement Enable Bit (DCEN) is '0', a '1'-to-'0' transition on the TnEX pin (configured as an input in the digital crossbar) will cause a timer reload (in addition to timer overflows causing auto-reloads). When DCEN is set to '1', the state of the TnEX pin controls whether the counter/timer counts *up* (increments) or *down* (decrements), and will not cause an auto-reload or interrupt event. See Section 23.2.1 for information concerning configuration of a timer to count down.

When counting down, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) when the value in the timer (TMRnH and TMRnL registers) matches the 16-bit value in the Reload/Capture Registers (RCAPnH and RCAPnL). This is considered an underflow event, and will cause the timer to load the value 0xFFFF. The timer is automatically restarted when an underflow occurs.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RLn bit. Setting TRn to logic 1 enables and starts the timer.

In Auto-Reload Mode, the External Flag (EXFn) toggles upon every overflow or underflow and does not cause an interrupt. The EXFn flag can be thought of as the most significant bit (MSB) of a 17-bit counter.




Figure 23.5. Tn Auto-reload Mode and Toggle Mode Block Diagram



C8051F040/1/2/3/4/5/6/7

23.2.4. Toggle Output Mode

Timer n have the capability to toggle the state of their respective output port pins (T2, T3, or T4) to produce a 50% duty cycle waveform output. The port pin state will change upon the overflow or underflow of the respective timer (depending on whether the timer is counting *up* or *down*). The toggle frequency is determined by the clock source of the timer and the values loaded into RCAPnH and RCAPnL. When counting DOWN, the auto-reload value for the timer is 0xFFFF, and underflow will occur when the value in the timer is RCAPnH:RCAPnL, and overflow will occur when the value in the timer is reload value.

To output a square wave, the timer is placed in reload mode (the Capture/Reload Select Bit in TMRnCN and the Timer/Counter Select Bit in TMRnCN are cleared to '0'). The timer output is enabled by setting the Timer Output Enable Bit in TMRnCF to '1'. The timer should be configured via the timer clock source and reload/underflow values such that the timer overflow/underflows at 1/2 the desired output frequency. The port pin assigned by the crossbar as the timer's output pin should be configured as a digital output (see **Section "17. Port Input/Output" on page 203**). Setting the timer's Run Bit (TRn) to '1' will start the toggle of the pin. A Read/Write of the Timer's Toggle Output State Bit (TMRnCF.2) is used to read the state of the toggle output, or to force a value of the output. This is useful when it is desired to start the toggle of a pin in a known state, or to force the pin into a desired state when the toggle mode is halted.

$$F_{sq} = \frac{F_{TCLK}}{2 \times (65536 - RCAPn)}$$

Equation 23.1. Square Wave Frequency

Rev. 1.6

Equation 23.1 applies regardless of whether the timer is configured to count up or down.



SFR Definition 23.8. TMRnCN: Timer n Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_ Reset Valu
TFn	EXFn	-	-	EXENn	TRn	C/Tn	CP/RLn	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressabl
SFR Addre	ess: TMR2CN:0xC	8:TMR3CN:0)	C8:TMR4CN	I:0xC8				Addressabi
	ge: TMR2CN: pag							
Bit7:	TFn: Timer n	Overflow/U	nderflow F	lag.				
	Set by hardwa							
	the value place				•			
	0x0000 to 0xF							
	causes the CI			•		utine. This I	bit is not au	tomatically
	cleared by ha			•	ftware.			
Bit6:	EXFn: Timer 2							
	Set by hardwa							
	TnEX input pi							
	causes the CI					utine. This	bit is not au	itomaticall
	cleared by ha	rdware and	i must be d	cleared by so	ftware.			
Bit5-4:	Reserved.		l En oblo					
Bit3:	EXENn: Time			To EV to trian	or conturo	o roloodo	and control	the direc
	Enables high-				•			
	tion of the tim counts up or c							
	a digital input.		III Auto-re			1, 11167 51		illiguleu a
	0: Transitions		X nin are	ianored				
	1: Transitions				eload or co	ontrol the d	lirection of t	imer coun
	(up or down) a							
	Capture Mode		Transition	on TnEX pin	causes RC	CAPnH:RC	APnL to car	oture timer
	value.			p				
	Auto-Reload N	Mode:						
			-'0' transiti	on causes re	load of tim	er and sets	s the EXFn	Flag.
				el controls dir				•
Bit2:	TRn: Timer n	Run Contro	ol.					
	This bit enable	es/disables	the respe	ctive Timer.				
	0: Timer disat							
	1: Timer enab			ting.				
Bit1:	C/Tn: Counter						_	
	0: Timer Func			ed by clock o	defined by	TnM1:TnM	0	
	(TMRnCF.4:T							
2:10	1: Counter Fu			ented by high	i-to-low trai	nsitions on	external in	put pin.
BitO:	CP/RLn: Capt			unationa in -	onturo or -	uto rologij	mode	
	This bit select			unctions in C	aplure of a	ulo-reload	moue.	
	0: Timer is in 1: Timer is in							
		('anti iro 11/14	ada					



C8051F040/1/2/3/4/5/6/7

SFR Definition 23.9. TMRnCF: Timer n Configuration

		_	R/W TnM1	R/W TnM0	R/W TOGn	R/W TnOE	R/W DCEN	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit
					DILL	Diti	Dito	Addressable
	ess: TMR2CF:0xC age TMR2CF: pag	-						
Bit7-5:	Reserved.							
Bit4-3:	TnM1 and Tr	nM0: Timer	Clock Mode	e Select Bit	S.			
	Bits used to s	select the T	imer clock s	source. The	sources ca	in be the Sy	/stem Cloc	k
	(SYSCLK), S	SYSCLK div	/ided by 2 o	r 12, or an o	external clo	ck signal ro	uted to Tn	(port pin)
	divided by 8.		rce is select	ed as follov	/S:			
	00: SYSCLK							
	01: SYSCLK		(10)					
	10: EXTERN		8/8					
Bit2:	11: SYSCLK/ TOGn: Toggle		ato hit					
DILZ.	When timer is	•		nin this hit	ran he user	l to read the	state of th	e outout o
	can be writte							c output, o
Bit1:	TnOE: Timer				io output.			
	This bit enab	•		a 50% duty	cycle outpu	ut to the tim	er's assign	ed externa
	port pin.		•	,	, ,		Ū	
	NOTE: A time	er is config	ured for Squ	uare Wave	Output as fo	ollows:		
	CP/RLn = 0							
	C/Tn = 0							
	TnOE = 1						_	
	Load RCAPn	hH:RCAPhL	(See Sect	ion "Equat	ion 23.1. S	Square Way	e Frequei	ncy" on
	page 300). Configure Po	nt Din for o	utnut (Soo	Section #15	7 Port Innu	t/Output"	on nago 2	02)
	0: Output of t						on page 2	03).
	1: Output of t				•			
Bit0:	DCEN: Decre				looigiioa poi			
	This bit enab	les the time	er to count ι	up or down	as determin	ed by the s	tate of TnE	EX.
	0: Timer will o	count up, re	egardless of	f the state c	f TnEX.			
	1: Timer will o	•		•	e state of T	nEX as foll	ows:	
			timer count					
	if Tnl	∟X = 1, the	timer count	ts UP.				




SFR Definition 23.10. RCAPnL: Timer n Capture Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address:	RCAP2L: 0xC	A; RCAP3L: 0	xCA; RCAP4L	: 0xCA				
SFR Page:	RCAP2L: pag	e 0; RCAP3L:	page 1; RCAF	P4L: page 2				
m	ne RCAPnL	register ca	ptures the lo					d in capture the reload

SFR Definition 23.11. RCAPnH: Timer n Capture Register High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addr	ess: RCAP2H: 0x0	CB; RCAP3H:	0xCB; RCAP4	H: 0xCB				
SFR P	age: RCAP2H: pag	je 0; RCAP3H	: page 1; RCA	P4H: page 2				
Bits 7-0:	RCAPnH: Tir	ner n Captı	ure Register	r High Byte.				
	The RCAPnH	•	•	• •	f Timer n wl	nen Timer r	n is confiau	ired in cap-
	ture mode. V	•	•	• •			•	
	reload value.		in to conlige		roiodd inioe		line ingli by	


SFR Definition 23.12. TMRnL: Timer n Low Byte





C8051F040/1/2/3/4/5/6/7

SFR Definition 23.13. TMRnH Timer n High Byte





24. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16-bit counter/timer and six 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 204). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in Section 24.2). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 24.1.




Figure 24.1. PCA Block Diagram



24.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter.** Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 24.1. **Note that in 'External oscillator source divided by 8' mode, the external oscillator source is synchronized with the system clock, and must have a frequency less than or equal to the system clock.**

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.


CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI^1 (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External clock divided by 8 ²

Table	24.1.	PCA	Timebase	Input	Options
IUNIO			1111000000	mpat	Optiono

Notes:

1. The minimum high or low time for the ECI input signal is at least 2 system clock cycles.

2. External oscillator source divided by 8 is synchronized with the system clock.







306

24.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 24.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA0 capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 24.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High-Speed Output
Х	1	0	0	0	1	1	Х	Frequency Output
0	1	0	0	0	0	1	0	8-Bit Pulse Width Modulator
1	1	0	0	0	0	1	0	16-Bit Pulse Width Modulator

Table 24.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care




Figure 24.3. PCA Interrupt Block Diagram



24.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCA0 to capture the value of the PCA0 counter/ timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

Note: The signal at the CEXn pin must be logic high or low for at least two system clock cycles in order for it to be recognized as valid by the hardware.




Figure 24.4. PCA Capture Mode Diagram



24.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 24.5. PCA Software Timer Mode Diagram



24.2.3. High-Speed Output Mode

In High-Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 24.6. PCA High-Speed Output Mode Diagram



24.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 24.1, where F_{PCA} is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD.

Equation 24.1. Square Wave Frequency Output

$$F_{sqr} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

The lower byte of the capture/compare module is compared to the PCA0 counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 24.7. PCA Frequency Output Mode




24.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 24.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 24.2.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$



Equation 24.2. 8-Bit PWM Duty Cycle

Figure 24.8. PCA 8-Bit PWM Mode Diagram




24.2.6. 16-Bit Pulse Width Modulator Mode

Each PCA0 module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA0 clocks for the low time of the PWM signal. When the PCA0 counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA0 CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, CCFn should also be set to logic 1 to enable match interrupts. The duty cycle for 16-Bit PWM Mode is given by Equation 24.3.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$



Equation 24.3. 16-Bit PWM Duty Cycle

Figure 24.9. PCA 16-Bit PWM Mode



24.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Page	
t7:	CF: PCA Co							
	Set by hardv							
	the Counter/							
	tor to the CF must be clea			ie. This bit	is not auton	natically cle	ared by hai	dware and
it6:	CR: PCA0 C			trol				
	This bit enab				mer.			
	0: PCA0 Cou							
	1: PCA0 Cou	unter/Timer	enabled.					
it5:	CCF5: PCA							
	This bit is se							
	enabled, set							outine. This
it4:	bit is not aut					cleared by s	software.	
114.	CCF4: PCA This bit is se		•			rs When th	e CCE inte	rrunt is
	enabled, set				•			•
	bit is not aut							
it3:	CCF3: PCA					,		
	This bit is se							
	enabled, set	•						outine. This
	bit is not aut					cleared by s	software.	
it2:	CCF2: PCA].	re Whon th	o CCE into	
					nturo occu			rrunt in
		una inis oir	causes the		apture occur			
		•		CPU to ve	tor to the C	CF interrup	ot service ro	
it1:	CCF1: PCA	omatically o	cleared by h	CPU to veo ardware ar	ctor to the C d must be o	CF interrup	ot service ro	
it1:	CCF1: PCA This bit is se	omatically o Module 1	cleared by h Capture/Co	CPU to veo ardware ar mpare Flag	tor to the C d must be o	CF interrup cleared by s	ot service ro software.	outine. This
it1:	This bit is se enabled, set	omatically o Module 1 It by hardwating this bit	cleared by h Capture/Co are when a causes the	CPU to veo ardware ar mpare Flag match or ca CPU to veo	ctor to the C ad must be o g. apture occur ctor to the C	CF interrup cleared by s rs. When th CF interrup	ot service ro software. le CCF inter ot service ro	outine. This rrupt is
	This bit is se enabled, set bit is not aut	omatically o) Module 1 It by hardwa ting this bit omatically o	cleared by h Capture/Co are when a causes the cleared by h	CPU to veo ardware ar impare Flag match or ca CPU to veo ardware ar	ctor to the C ad must be c a apture occur ctor to the C ad must be c	CF interrup cleared by s rs. When th CF interrup	ot service ro software. le CCF inter ot service ro	outine. This rrupt is
	This bit is se enabled, set bit is not aut CCF0: PCA	omatically of 0 Module 1 1t by hardwa ting this bit omatically of 0 Module 0	cleared by h Capture/Co are when a causes the cleared by h Capture/Co	CPU to ver ardware ar mpare Flag match or ca CPU to ver ardware ar mpare Flag	ctor to the C ad must be c p. apture occur ctor to the C ad must be c p.	CF interrup cleared by s rs. When th CF interrup cleared by s	ot service ro software. he CCF inter ot service ro software.	outine. This rrupt is outine. This
vit1: vit0:	This bit is se enabled, set bit is not aut CCF0: PCA0 This bit is se	omatically of Module 1 It by hardwa ting this bit omatically of Module 0 It by hardwa	cleared by h Capture/Co are when a causes the cleared by h Capture/Co are when a	CPU to ver ardware ar mpare Flag match or ca CPU to ver ardware ar mpare Flag match or ca	ctor to the C ad must be c p. apture occur ctor to the C ad must be c g. apture occur	CF interrup cleared by s rs. When th CF interrup cleared by s rs. When th	ot service ro software. le CCF inter ot service ro software. le CCF inter	outine. This rrupt is outine. This rrupt is
	This bit is se enabled, set bit is not aut CCF0: PCA	omatically of 0 Module 1 1 by hardwa ting this bit omatically of 0 Module 0 1 by hardwa ting this bit	cleared by h Capture/Co are when a causes the cleared by h Capture/Co are when a causes the	CPU to veo ardware ar impare Flag match or ca CPU to veo ardware ar impare Flag match or ca CPU to veo	ctor to the C ad must be c apture occur ctor to the C ad must be c apture occur ctor to the C	CF interrup cleared by s rs. When th CF interrup cleared by s rs. When th CF interrup	ot service ro software. le CCF inter ot service ro software. le CCF inter ot service ro	outine. This rrupt is outine. This rrupt is

SFR Definition 24.1. PCA0CN: PCA Control



SFR Definition 24.2. PCA0MD: PCA0 Mode

R/W	R/W	R/W	/ R/	W R/W	R/W	R/W	R/W	Reset Value				
CIDL	_			- CPS2	CPS1	CPS0	ECF	0000000				
Bit7	Bit6	Bit5	Bi	t4 Bit3	Bit2	Bit1	Bit0					
							SFR Addres SFR Paç					
Bit7:	CIDL: PC	A0 Counte	er/Timer Id	lle Control.								
				n CPU is in Idle	Mode.							
	0: PCA0 c	continues	to function	normally while	the system	controller is	in Idle Mo	de.				
	1: PCA0 c	peration i	s suspend	led while the sys	tem control	ler is in Idle	Mode.					
Bits6-4:				e = don't care.								
Bits3-1:	CPS2-CP	S0: PCA0	Counter/	Timer Pulse Sele	ect.							
	These bits	s select the	e timebas	base source for the PCA0 counter								
	CPS2	CPS1	CPS0		Ti	mebase						
	0	0	0	System clock divided by 12								
	0	0	1	System clock divided by 4								
	0	1	0	Timer 0 overflow								
	0	1	1	High-to-low tran divided by 4)	nsitions on E	ECI ¹ (max r	ate = syste	em clock				
	1	0	0	System clock								
	1	0	1	External clock of	divided by 8	2						
	1	1	0	Reserved								
	1	1	1	Reserved								
			•	time for the ECI i divided by 8 is sy		•		cycles.				
Bit0:	ECE: PCA	Counter/	Timer Ove	erflow Interrupt E	nahle							
Dito.				e PCA0 Counte		rflow (CF) i	interrupt					
	0: Disable											
			•	mer Overflow int	errupt reque	est when Cl		N.7) is set.				
				er/Timer Overflow interrupt request when CF (PCA0CN.7) is set.								




SFR Definition 24.3. PCA0CPMn: PCA0 Capture/Compare Mode


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
PWM16	ôn ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addro		DxDA, PCA0CF	PM1: 0xDB, PC	A0CPM2: 0xD	C, PCA0CPM	3: 0xDD, PCA0	OCPM4: 0xDE	E, PCA0CPM5
SFR Pa	age: PCA0CPM0: p PCA0CPM5: p		CPM1: page 0,		bage 0, PCAUC	PINIS: page 0,	PCAUCPIM4	: page 0,
		9						
Bit7:	PWM16n: 16	-bit Pulse V	Vidth Modula	ation Enable	e			
	This bit selec		ode when Pu	Ise Width N	Nodulation r	mode is ena	bled (PWN	∕In = 1).
	0: 8-bit PWM							
	1: 16-bit PWI							
Bit6:	ECOMn: Cor	•						
	This bit enab	les/disables	s the compar	ator function	on for PCAU	module n.		
	0: Disabled.							
Bit5:	1: Enabled. CAPPn: Cap	turo Docitiv	- Eurotion E	nabla				
511.5.	This bit enab					0 module n		
	0: Disabled.	103/01305103		cuye capi				
	1: Enabled.							
Bit4:	CAPNn: Cap	ture Negativ	ve Function	Enable.				
	This bit enab				ture for PCA	A0 module r	า.	
	0: Disabled.		0	U .				
	1: Enabled.							
Bit3:	MATn: Match	Function E	nable.					
	This bit enab							
	the PCA0 cou			pture/comp	are register	cause the 0	CCFn bit in	PCA0MD
	register to be	e set to logic	; 1.					
	0: Disabled.							
2.10	1: Enabled.							
Bit2:	TOGn: Toggle			unation for		la a Mhaa	anablad m	notohoo of
	This bit enabl the PCA0 co							
	CEXn pin to t			•	•		•	
	Output Mode			3 8130 361 1		e module of		requeriey
	0: Disabled.	•						
	1: Enabled.							
Bit1:	PWMn: Pulse	e Width Moo	dulation Mod	le Enable.				
	This bit enab	les/disables	the PWM fu	unction for I	PCA0 modu	lle n. When	enabled, a	a pulse
	width modula	ated signal is	s output on t	he CEXn p	in. 8-bit PW	'M is used if	PWM16n	is logic 0;
	16-bit mode i	is used if PV	VM16n logic	: 1. If the TO)Gn bit is al	lso set, the i	module op	erates in
	Frequency O	utput Mode						
	0: Disabled.							
	1: Enabled.							
BitO:	ECCFn: Cap	•	-	•		_ 、		
	This bit sets t			ure/Compa	re Flag (CC	Fn) interrup	ot.	
	0: Disable CO 1: Enable a C							
	i Enable a (



SFR Definition 24.4. PCA0L: PCA0 Counter/Timer Low Byte



SFR Definition 24.5. PCA0H: PCA0 Counter/Timer High Byte





SFR Definition 24.6. PCA0CPLn: PCA0 Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address:	PCA0CPL0: 0 0xE1	xFB, PCA0CF	L1: 0xFD, PC	A0CPL2: 0xE9), PCA0CPL3:	0xEB, PCA00	CPL4: 0xED, I	PCA0CPL5:
SER Page.	PCA0CPL0: p PCA0CPL5: p	•	PL1: page 0,	PCA0CPL2: pa	age 0, PCA0C	PL3: page 0, I	PCA0CPL4: p	age 0,
	CA0CPLn: he PCA0CF	•		Low Byte. ow byte (LS	B) of the 16	6-bit capture	e module n	

SFR Definition 24.7. PCA0CPHn: PCA0 Capture Module High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address	0xE2							
SFR Page	, PCA0CPH0: p PCA0CPH5: p	age 0	10		0			
Bits7-0: F	CA0CPHn:	DCAO Cont	uro Modulo	Link Dute				



25. JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read/write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO.

Through the 16-bit JTAG Instruction Register (IR), any of the seven instructions shown in Figure 25.1 can be commanded. There are three DRs associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

Bit15						Bit0	Reset Value 0x0000
IR Value	Instruction			Descripti	on		
0x0000	EXTEST	Selects the Bounda device pins	ary Data Re	egister for c	control and o	observabilit	y of all
0x0002	SAMPLE/ PRELOAD	Selects the Bounda scan-path latches	ary Data Re	egister for c	bservability	and prese	tting the
0x0004	IDCODE	Selects device ID F	Register (D	EVICEID)			
0xFFFF	BYPASS	Selects Bypass Da	ita Registei				
0x0082	Flash Control	Selects FLASHCO to reads and writes	•			rface logic	responds
0x0083	Flash Data	Selects FLASHDA	T Register	for reads ar	nd writes to	the Flash r	nemory
0x0084	Flash Address	Selects FLASHADR Register which holds the address of all Flash read, write, and erase operations					

JTAG Register Definition 25.1. IR: JTAG Instruction Register



25.1. Boundary Scan

The DR in the Boundary Scan path is an 134-bit shift register. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

Table 25.1. Boundary Data Register Bit Definitions

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

	Action	Target
	Capture	Reset Enable from MCU
-	Update	Reset Enable to /RST pin
1	Capture	Reset input from /RST pin
-	Update	Reset output to /RST pin
2	Capture	Reset Enable from MCU
-	Update	Reset Enable to /RST pin
3	Capture	Reset input from /RST pin
-	Update	Reset output to /RST pin
4	Capture	CANRX output enable to pin
	Update	CANRX output enable to pin
5	Capture	CANRX input from pin
	Update	CANRX output to pin
6	Capture	CANTX output enable to pin
	Update	CANTX output enable to pin
7	Capture	CANTX input from pin
	Update	CANTX output to pin
8	Capture	External Clock from XTAL1 pin
	Update	Not used
9	Capture	Weak pullup enable from MCU
	Update	Weak pullup enable to Port Pins
10, 12, 14, 16, 18,	Capture	P0.n output enable from MCU (e.g. Bit6=P0.0, Bit8=P0.1, etc.)
20, 22, 24	Update	P0.n output enable to pin (e.g. Bit6=P0.0oe, Bit8=P0.1oe, etc.)
11, 13, 15, 17, 19,	Capture	P0.n input from pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
21, 23, 25	Update	P0.n output to pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
26, 28, 30, 32, 34,	Capture	P1.n output enable from MCU
36, 38, 40	Update	P1.n output enable to pin
27, 29, 31, 33, 35,	Capture	P1.n input from pin
	Update	P1.n output to pin
42, 44, 46, 48, 50,	Capture	P2.n output enable from MCU
	Update	P2.n output enable to pin
43, 45, 47, 49, 51,	Capture	P2.n input from pin
	Update	P2.n output to pin
58, 60, 62, 64, 66,	Capture	P3.n output enable from MCU
	Update	P3.n output enable to pin
59, 61, 63, 65, 67,	Capture	P3.n input from pin
	Update	P3.n output to pin
	Capture	P4.n output enable from MCU
84, 86, 88	Update	P4.n output enable to pin



320

Table 25.1. Boundary Data Register Bit Definitions (Continued)

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target
75, 77, 79, 81, 83,	Capture	P4.n input from pin
85, 87, 89	Update	P4.n output to pin
90, 92, 94, 96, 98,	Capture	P5.n output enable from MCU
100, 102, 104	Update	P5.n output enable to pin
91, 93, 95, 97, 99,	Capture	P5.n input from pin
101, 103, 105	Update	P5.n output to pin
106, 108, 110, 112,	Capture	P6.n output enable from MCU
114, 116, 118, 120	Update	P6.n output enable to pin
107, 109, 111, 113,	Capture	P6.n input from pin
115, 117, 119, 121	Update	P6.n output to pin
122, 124, 126, 128,	Capture	P7.n output enable from MCU
130, 132, 134, 136	Update	P7.n output enable to pin
123, 125, 127, 129,	Capture	P7.n input from pin
131, 133, 135, 137	Update	P7.n output to pin

25.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

25.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scan-path latches.

25.1.3. BYPASS Instruction


The BYPASS instruction is accessed via the IR. It provides access to the standard JTAG Bypass data register.

25.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.



JTAG Register Definition 25.2. DEVICEID: JTAG Device ID Register





25.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation
0x	Poll
10	Read
11	Write

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in Write-Data should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is busy.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0	
0	ReadData	Busy	

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed ate bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the results from a byte-read requires 9 bit shifts (Busy + 8 bits).



JTAG Register Definition 25.3. FLASHCON: JTAG Flash Control Register

								Reset Value		
SFLE	WRMD	2 WRMD1	WRMD0	RDMD3	RDMD2	RDMD1	RDMD0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
This regis		ines how the T Register.	Flash interfa	ace logic wi	ll respond to	o reads and	l writes to th	ie		
Bit 7: Bits6-4:	When this scratchpa address ra yield unde 0: Flash a WRMD2-0 The Write		sh reads an r. When acc 7F should n ted to the P ted to the 1 Select Bits Bits control	nd writes fro cessing the ot be attem program/Dat 28-byte scr how the int	m user soft scratchpad, pted. Read a Flash sec atchpad sec	, Flash acce s/Writes ou ctor. ctor.	esses out of tside of this	the range will		
	 The Write Mode Select Bits control how the interface logic responds to writes to the FLASH-DAT Register per the following values: 000: A FLASHDAT write replaces the data in the FLASHDAT register, but is otherwise ignored. 001: A FLASHDAT write initiates a write of FLASHDAT into the memory address by the FLASHADR register. FLASHADR is incremented by one when complete. 010: A FLASHDAT write initiates an erasure (sets all bytes to 0xFF) of the Flash page containing the address in FLASHADR. The data written must be 0xA5 for the erase to occur. FLASHADR is not affected. If FLASHADR targets the Read Lock Byte or the Write/Erase Lock Byte, the entire user space will be erased (i.e. entire Flash memory except for the Reserved area (See Section "15. Flash Memory" on page 179). (All other values for WRMD2-0 are reserved.) 									
Bits3-0:	RDMD3-0 The Read DAT Regi 0000: A ig 0001: A te 0010: A op Fl w	Read Mode Mode Select ster per the fo FLASHDAT re rif no operation FLASHDAT re peration is act ASHDAT. Th thout initiating values for RD	Select Bits. Bits control Ilowing value ead provide ead initiates on is curren ead initiates ive and any is mode allo g an extra re	how the inf les: s the data i s a read of t tly active. T s a read of t data from a ows single b ead.	n the FLAS he byte add his mode is he byte add a previous r	HDAT regis Iressed by t used for b Iressed by l ead has alr	tter, but is of the FLASHA lock reads. FLASHADR eady been i	therwise ADR regis- only if no read from		



JTAG Register Definition 25.4. FLASHDAT: JTAG Flash Data

								Reset Value
								000000000
Bit9							Bit0	_
This regis	ster is used to	o read or wr	ite data to	the Flash m	nemory acro	oss the JTA	G interface) .
0					,			
	DATA7-0: FI		yte.					
Bit1:	FAIL: Flash				<i>.</i> .			
	0: Previous							
	 Previous Flash memory operation failed. Usually indicates the associated memory loca- tion was locked. 							
Bit0:	BUSY: Flash	n Busy Bit.						
	0: Flash inte	erface logic	is not busy					
	1: Flash inte	erface logic	is processi	ng a reques	st. Reads o	r writes whi	le BUSY =	1 will not
	initiate an	other opera	ation.					

JTAG Register Definition 25.5. FLASHADR: JTAG Flash Address

								Reset Value 0x0000
Bit15	1			1			Bit0	
This register holds the address for all JTAG Flash read, write, and erase operations. This register auto- increments after each read or write, regardless of whether the operation succeeded or failed.								
Bits15-0: Flash Operation 16-bit Address.								



25.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watch-dog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F040DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with each MCU in the C8051F04x family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. The kit also includes a JTAG interface module referred to as the Serial Adapter. There is also a target application board with a C8051F040 installed. The required cables and wall-mount power supply are also included.



DOCUMENT CHANGE LIST


Revision 1.5 to Revision 1.6

Updated Port Input/Output Chapter (17.1.5): P2.0 and P2.1 are not skipped when configured to Analog Input mode.

Revision 1.4 to Revision 1.5

- High Voltage Difference Amplifier Electrical Characteristics Tables: Corrected Common Mode Rejection Ratio MIN and TYP specifications.
- Flash Memory Chapter: Corrected text reference to "C8051F12x and C8051F13x"; Changed to "C8051F04x".
- 10 and 12-bit ADC0 Track and Conversion Example Timing Figures: Corrected bit name text from "AD0STM" to "AD0CM".
- ADC0 Chapters (10 and 12-bit): Updated analog multiplexer figure to represent correct connection of HVREF to AIN- in differential HVDA configuration.
- ADC0 Chapters (10 and 12-bit): Updated HVDA section text to clarify usage of HVREF pin.
- ADC0 Chapters (10 and 12-bit): Added differential HVDA options to AMUX Selection Chart Table.
- Product Selection Guide Table: Added RoHS-compliant ordering information.
- Global DC Electrical Characteristics Table: Corrected units for "Analog Supply Current with Analog Subsystems Inactive" to "µA".
- Pin Definitions Table: Corrected HVAIN- pin description to "High Voltage Difference Amplifier Negative Signal Input."
- Interrupt Summary Table: Added "SFRPAGE" column and SFRPAGE value for each interrupt source.
- Interrupt Summary Table: Corrected "T4CON" to "TMR4CN".
- Interrupt Summary Table: Corrected "T2CON" to "TMR2CN".
- Interrupt Summary Table: Corrected "ADWINT" to "AD0WINT".
- SFR Memory Map Table: Corrected SFR Page for ADC2CN from page 1 to page 2.
- Oscillators Chapter: Corrected steps for enabling external crystal oscillator.
- PCA0CPHn SFR Definition: Corrected SFR address of PCA0CPH1 from "0xFD" to "0xFE".





Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories products shall under no circumstances be used in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

 C8051F044-GQR
 C8051F045-GQR
 C8051F043-GQR
 C8051F045-GQ
 C8051F042-GQ
 C8051F044-GQ

 C8051F041-GQ
 C8051F043-GQ
 C8051F040-GQ
 C8051F047-GQ
 C8051F046-GQ
 C8051F042-GQR
 C8051F040-GQR

 TB
 C8051F040DK
 C8051F046-GQR
 C8051F041-GQR
 C8051F040-GQR
 C8051F047-GQR
 C8051F047-GQR