


LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 6.5/7.5/9ns (max.)
 - Industrial: 7.5ns (max.)
- Low-power operation
 - IDT709359/49L
 - Active: 925mW (typ.)
 - Standby: 2.5mW (typ.)
- Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
 - 3.5ns setup to clock and 0ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 6.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 10ns cycle time, 100MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- TTL- compatible, single 5V ($\pm 10\%$) power supply
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available for 83 MHz
- Available in a 100-pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information

Functional Block Diagram



5633 drw 01

NOTE:

- A12 is a NC for IDT709349.


FEBRUARY 2018

Description

The IDT709359/49 is a high-speed 8/4K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709359/49 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE_1 , permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 925mW of power.

Pin Configurations^(1,2,3,4)



NOTES:

1. A12 is a NC for IDT709349.
2. All Vcc pins must be connected to power supply.
3. All GND pins must be connected to ground.
4. Package body is approximately 14mm x 14mm x 1.4mm
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Names

| Left Port | Right Port | Names |
|-----------------------------|-----------------------------|----------------------------------|
| \overline{CE}_0L , $CE1L$ | \overline{CE}_0R , $CE1R$ | Chip Enables ⁽³⁾ |
| R/\overline{W}_L | R/\overline{W}_R | Read/Write Enable |
| \overline{OE}_L | \overline{OE}_R | Output Enable |
| $A0L - A12L^{(1)}$ | $A0R - A12R^{(1)}$ | Address |
| $I/O0L - I/O17L$ | $I/O0R - I/O17R$ | Data Input/Output |
| CLK_L | CLK_R | Clock |
| \overline{UB}_L | \overline{UB}_R | Upper Byte Select ⁽²⁾ |
| \overline{LB}_L | \overline{LB}_R | Lower Byte Select ⁽²⁾ |
| \overline{ADS}_L | \overline{ADS}_R | Address Strobe |
| $CNTEN_L$ | $CNTEN_R$ | Counter Enable |
| $CNTRST_L$ | $CNTRST_R$ | Counter Reset |
| $\overline{FT}/PIPE_L$ | $\overline{FT}/PIPE_R$ | Flow-Through/Pipeline |
| VCC | | Power (5V) |
| GND | | Ground (0V) |

5633tbl 01

NOTES:

1. $A12$ is a NC for IDT709349.
2. \overline{LB} and \overline{UB} are single buffered regardless of state of $\overline{FT}/PIPE$.
3. $CE0$ and $CE1$ are single buffered when $\overline{FT}/PIPE = V_{IL}$, $CE0$ and $CE1$ are double buffered when $\overline{FT}/PIPE = V_{IH}$, i.e. the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control^(1,2,3)

| \overline{OE} | CLK | $\overline{CE}_0^{(5)}$ | $CE1^{(5)}$ | $\overline{UB}^{(4)}$ | $\overline{LB}^{(4)}$ | R/\overline{W} | Upper Byte I/O ₉₋₁₇ | Lower Byte I/O ₀₋₈ | Mode |
|-----------------|-----|-------------------------|-------------|-----------------------|-----------------------|------------------|--------------------------------|-------------------------------|--------------------------|
| X | ↑ | H | X | X | X | X | High-Z | High-Z | Deselected—Power Down |
| X | ↑ | X | L | X | X | X | High-Z | High-Z | Deselected—Power Down |
| X | ↑ | L | H | H | H | X | High-Z | High-Z | Both Bytes Deselected |
| X | ↑ | L | H | L | H | L | DATA _{IN} | High-Z | Write to Upper Byte Only |
| X | ↑ | L | H | H | L | L | High-Z | DATA _{IN} | Write to Lower Byte Only |
| X | ↑ | L | H | L | L | L | DATA _{IN} | DATA _{IN} | Write to Both Bytes |
| L | ↑ | L | H | L | H | H | DATA _{OUT} | High-Z | Read Upper Byte Only |
| L | ↑ | L | H | H | L | H | High-Z | DATA _{OUT} | Read Lower Byte Only |
| L | ↑ | L | H | L | L | H | DATA _{OUT} | DATA _{OUT} | Read Both Bytes |
| H | X | L | H | X | X | X | High-Z | High-Z | Outputs Disabled |

5633tbl 02

NOTES:

1. "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
2. \overline{ADS} , $CNTEN$, $CNTRST$ = X.
3. \overline{OE} is an asynchronous input signal.
4. \overline{LB} and \overline{UB} are single buffered regardless of state of $\overline{FT}/PIPE$.
5. $CE0$ and $CE1$ are single buffered when $\overline{FT}/PIPE = V_{IL}$. $CE0$ and $CE1$ are double buffered when $\overline{FT}/PIPE = V_{IH}$, i.e. the signals take two cycles to deselect.

Truth Table II—Address Counter Control^(1,2)

| External Address | Previous Internal Address | Internal Address Used | CLK | ADS | CNTEN | CNTRST | I/O ⁽³⁾ | MODE |
|------------------|---------------------------|-----------------------|-----|------------------|------------------|------------------|--------------------|---|
| An | X | An | ↑ | I ⁽⁴⁾ | X | H | D/I (n) | External Address Used |
| X | An | An + 1 | ↑ | H | L ⁽⁵⁾ | H | D/I(n+1) | Counter Enabled—Internal Address generation |
| X | An + 1 | An + 1 | ↑ | H | H | H | D/I(n+1) | External Address Blocked—Counter disabled (An + 1 reused) |
| X | X | A0 | ↑ | X | X | L ⁽⁴⁾ | D/I(0) | Counter Reset to Address 0 |

5633tbl03

NOTES:

- "H" = V_{IH} , "L" = V_{IL} , "X" = Don't Care.
- \overline{CE}_0 , \overline{LB} , \overline{UB} , and \overline{OE} = V_{IL} ; CE1 and R/\overline{W} = V_{IH} .
- Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- ADS and CNTRST are independent of all other signals including \overline{CE}_0 , CE1, \overline{UB} and \overline{LB} .
- The address counter advances if CNTEN = V_{IL} on the rising edge of CLK, regardless of all other signals including \overline{CE}_0 , CE1, \overline{UB} and \overline{LB} .

Recommended Operating Temperature and Supply Voltage⁽¹⁾

| Grade | Ambient Temperature ⁽¹⁾ | GND | Vcc |
|------------|------------------------------------|-----|----------------|
| Commercial | 0°C to +70°C | 0V | 5.0V \pm 10% |
| Industrial | -40°C to +85°C | 0V | 5.0V \pm 10% |

5633tbl04

NOTES:

- Industrial temperature: for specific speeds, packages and powers contact your sales office.
- This is the parameter TA. This is the "instant on" case temperature.

5633tbl05

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|----------|--------------------|---------------------|------|--------------------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| V_{IH} | Input High Voltage | 2.2 | — | 6.0 ⁽¹⁾ | V |
| V_{IL} | Input Low Voltage | -0.5 ⁽²⁾ | — | 0.8 | V |

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|-------------------|--------------------------------------|-------------------------|------|
| $V_{TERM}^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V |
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | 50 | mA |

5633tbl06

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed $V_{cc} + 10\%$ for more than 25% of the cycle time or 10ns maximum, and is limited to $\leq 20\text{mA}$ for the period of $V_{TERM} \geq V_{cc} + 10\%$.

Capacitance⁽¹⁾

(TA = +25°C, f = 1.0MHz)

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|---------------------------------|--------------------|---------------------------|------|------|
| C _{IN} | Input Capacitance | $V_{IN} = 3\text{dV}$ | 9 | pF |
| C _{OUT} ⁽³⁾ | Output Capacitance | $V_{OUT} = 3\text{dV}$ | 10 | pF |

5633tbl07

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- C_{OUT} also references C_{I/O}.

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (V_{CC} = 5.0V ± 10%)

| Symbol | Parameter | Test Conditions | 709359/49L | | Unit |
|-----------------|--------------------------------------|---|------------|------|------|
| | | | Min. | Max. | |
| I _U | Input Leakage Current ⁽¹⁾ | V _{CC} = 5.5V, V _{IN} = 0V to V _{CC} | — | 5 | µA |
| I _{LO} | Output Leakage Current | CE ₀ = V _{IH} or CE ₁ = V _{IL} , V _{OUT} = 0V to V _{CC} | — | 5 | µA |
| V _{OL} | Output Low Voltage | I _{OL} = +4mA | — | 0.4 | V |
| V _{OH} | Output High Voltage | I _{OH} = -4mA | 2.4 | — | V |

5633 tbl 08

NOTE:

- At V_{CC} ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ (V_{CC} = 5V ± 10%)

| Symbol | Parameter | Test Condition | Version | 709359/49L6 Com'l Only | | 709359/49L7 Com'l & Ind | | 709359/49L9 Com'l Only | | Unit |
|------------------|---|--|---------|------------------------|------|-------------------------|------|------------------------|------|------|
| | | | | Typ. ⁽⁴⁾ | Max. | Typ. ⁽⁴⁾ | Max. | Typ. ⁽⁴⁾ | Max. | |
| I _{CC} | Dynamic Operating Current (Both Ports Active) | CE ₀ and CE ₁ = V _{IL} Outputs Disabled f = f _{MAX} ⁽¹⁾ | COM'L L | 230 | 430 | 210 | 400 | 185 | 360 | mA |
| | | | IND L | — | — | 210 | 440 | — | — | |
| I _{S81} | Standby Current (Both Ports - TTL Level Inputs) | CE ₀ = CE ₁ = V _{IH} f = f _{MAX} ⁽¹⁾ | COM'L L | 45 | 115 | 40 | 105 | 35 | 95 | mA |
| | | | IND L | — | — | 40 | 120 | — | — | |
| I _{S82} | Standby Current (One Port - TTL Level Inputs) | CE _{0A} = V _{IL} and CE _{0B} = V _{IH} ⁽³⁾ Active Port Outputs Disabled, f = f _{MAX} ⁽¹⁾ | COM'L L | 150 | 235 | 135 | 220 | 120 | 205 | mA |
| | | | IND L | — | — | 135 | 235 | — | — | |
| I _{S83} | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports CE ₀ and CE ₁ ≥ V _{CC} - 0.2V V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, f = 0 ⁽²⁾ | COM'L L | 0.5 | 3.0 | 0.5 | 3.0 | 0.5 | 3.0 | mA |
| | | | IND L | — | — | 0.5 | 3.0 | — | — | |
| I _{S84} | Full Standby Current (One Port - CMOS Level Inputs) | CE _{0A} ≤ 0.2V and CE _{0B} ≥ V _{CC} - 0.2V ⁽⁵⁾ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, Active Port Outputs Disabled, f = f _{MAX} ⁽¹⁾ | COM'L L | 160 | 210 | 130 | 190 | 110 | 170 | mA |
| | | | IND L | — | — | 130 | 205 | — | — | |

5633 tbl 09

NOTES:

- At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/t_{CYC}, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- V_{CC} = 5V, TA = 25°C for Typ, and are not production tested. I_{CC} dc(f=0) = 150mA (Typ).
- CE_X = V_I means CE_{0X} = V_{IL} and CE_{1X} = V_{IH}
CE_X = V_{II} means CE_{0X} = V_{IH} or CE_{1X} = V_{IL}
CE_X ≤ 0.2V means CE_{0X} ≤ 0.2V and CE_{1X} ≥ V_{CC} - 0.2V
CE_X ≥ V_{CC} - 0.2V means CE_{0X} ≥ V_{CC} - 0.2V or CE_{1X} ≤ 0.2V
"X" represents "L" for left port or "R" for right port.

AC Test Conditions

| | |
|-------------------------------|--------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 2ns Max. |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | Figures 1, 2 and 3 |

5633 tbl 10




Figure 1. AC Output Test load.




Figure 2. Output Test Load
(For tcklz, tckhz, tolz, and tohz).

*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range
(Read and Write Cycle Timing)⁽³⁾ (V_{CC} = 5V ± 10%)


| Symbol | Parameter | 709359/49L6 Com'l Only | | 709359/49L7 Com'l & Ind | | 709359/49L9 Com'l Only | | Unit |
|---------------------------|---|---------------------------|------|----------------------------|------|---------------------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{CYC1} | Clock Cycle Time (Flow-Through) ⁽²⁾ | 19 | — | 22 | — | 25 | — | ns |
| t _{CYC2} | Clock Cycle Time (Pipelined) ⁽²⁾ | 10 | — | 12 | — | 15 | — | ns |
| t _{CH1} | Clock High Time (Flow-Through) ⁽²⁾ | 6.5 | — | 7.5 | — | 12 | — | ns |
| t _{CL1} | Clock Low Time (Flow-Through) ⁽²⁾ | 6.5 | — | 7.5 | — | 12 | — | ns |
| t _{CH2} | Clock High Time (Pipelined) ⁽²⁾ | 4 | — | 5 | — | 6 | — | ns |
| t _{CL2} | Clock Low Time (Pipelined) ⁽²⁾ | 4 | — | 5 | — | 6 | — | ns |
| t _R | Clock Rise Time | — | 3 | — | 3 | — | 3 | ns |
| t _F | Clock Fall Time | — | 3 | — | 3 | — | 3 | ns |
| t _{SA} | Address Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HA} | Address Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SC} | Chip Enable Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HC} | Chip Enable Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SB} | Byte Enable Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HB} | Byte Enable Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SW} | R/W Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HW} | R/W Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SD} | Input Data Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HD} | Input Data Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SAD} | ADS Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HAD} | ADS Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SCN} | CNTEN Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HCN} | CNTEN Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{SRST} | CNTRST Setup Time | 3.5 | — | 4 | — | 4 | — | ns |
| t _{HRST} | CNTRST Hold Time | 0 | — | 0 | — | 1 | — | ns |
| t _{OE} | Output Enable to Data Valid | — | 6.5 | — | 7.5 | — | 9 | ns |
| t _{OLZ} | Output Enable to Output Low-Z ⁽¹⁾ | 2 | — | 2 | — | 2 | — | ns |
| t _{OHZ} | Output Enable to Output High-Z ⁽¹⁾ | 1 | 7 | 1 | 7 | 1 | 7 | ns |
| t _{CD1} | Clock to Data Valid (Flow-Through) ⁽²⁾ | — | 15 | — | 18 | — | 20 | ns |
| t _{CD2} | Clock to Data Valid (Pipelined) ⁽²⁾ | — | 6.5 | — | 7.5 | — | 9 | ns |
| t _{DC} | Data Output Hold After Clock High | 2 | — | 2 | — | 2 | — | ns |
| t _{CKHZ} | Clock High to Output High-Z ⁽¹⁾ | 2 | 9 | 2 | 9 | 2 | 9 | ns |
| t _{CKLZ} | Clock High to Output Low-Z ⁽¹⁾ | 2 | — | 2 | — | 2 | — | ns |
| Port-to-Port Delay | | | | | | | | |
| t _{WDD} | Write Port Clock High to Read Data Delay | — | 24 | — | 28 | — | 35 | ns |
| t _{CCS} | Clock-to-Clock Setup Time | — | 9 | — | 10 | — | 15 | ns |

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
2. The Pipelined output parameters (t_{CYC2}, t_{CD2}) to either the Left or Right ports when $\overline{FT}/PIPE = V_{IH}$. Flow-Through parameters (t_{CYC1}, t_{CD1}) apply when $\overline{FT}/PIPE = V_{IL}$ for that port.
3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}), $\overline{FT}/PIPE_R$ and $\overline{FT}/PIPE_L$.

5633tbl11

Timing Waveform of Read Cycle for
Flow-Through Output ($\overline{FT}/PIPE^{(X)} = V_{IL}$)^(3,7)





Timing Waveform of Read Cycle for Pipelined Operation
($\overline{FT}/PIPE^{(X)} = V_{IH}$)^(3,7)



NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. \overline{OE} is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3. $\overline{ADS} = V_{IL}$, \overline{CNTEN} and $\overline{CNTRST} = V_{IH}$.
4. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$, $CE1 = V_{IL}$, following the next rising edge of the clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
6. If \overline{UB} or \overline{LB} was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)


NOTES:

1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709359/49 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = V_{IL} ; $CE1(B1)$, $CE1(B2)$, \overline{RW} , $CNTEN$, and \overline{CNTRST} = V_{IH} .
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. $\overline{CE0}$, \overline{UB} , \overline{LB} , and \overline{ADS} = V_{IL} ; $CE1$, \overline{CNTEN} , and \overline{CNTRST} = V_{IH} .
5. \overline{OE} = V_{IL} for the Right Port, which is being read from. \overline{OE} = V_{IH} for the Left Port, which is being written to.
6. If $tccs \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for tcwdd.
- If $tccs >$ maximum specified, then data from right port READ is not valid until $tccs + tcd1$. tcwdd does not apply in this case.
7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\text{OE} = \text{VIL}$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled)⁽³⁾




NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = \text{VIL}$; CE_1 , $CNTEN$, and $\overline{CNTRST} = \text{VIL}$. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since $ADS = \text{VIL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read ($\overline{\text{OE}} = \text{V}_{IL}$)⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{CNTRST} = V_{IH}$. "NOP" is "No Operation".
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guaranteed data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



5633 drw 15

Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




5633 drw 16


NOTES:

1. \overline{CE}_0 , \overline{OE} , \overline{UB} , and $\overline{LB} = V_{IL}$; CE_1 , R/W , and $\overline{CNTRST} = V_{IH}$.
2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



NOTES:

1. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{R/W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
2. \overline{CE}_0 , \overline{UB} , $\overline{LB} = V_{IL}$; $CE_1 = V_{IH}$.
3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = V_{IL}$ and equals the counter output when $\overline{ADS} = V_{IH}$.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
7. $CNTEN = V_{IL}$ advances Internal Address from 'An' to 'An + 1'. The transition shown indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.

A Functional Description

The IDT709359/49 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

$\overline{CE}_0 = V_{IH}$ or $CE_1 = V_{IL}$ for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709359/49's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{CE}_0 = V_{IL}$ and $CE_1 = V_{IH}$ to re-activate the outputs.

Depth and Width Expansion

The IDT709359/49 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT709359/49 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709359/49

NOTE:

1. A_{13} is for IDT709359, A_{12} is for IDT709349.

Ordering Information



5633 dw 20

NOTES:

1. Contact your local sales office for industrial temprange for other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History

07/08/02: Initial Public Release

08/18/03: Removed Preliminary status

Page 16 Added IDT Clock Solution Table

10/21/08: Page16 Removed "IDT" from orderable part number

05/21/15: Page 1 Added green availability to Features

Page 1 Removed 100-pin fine pitch Ball Grid Array fpBGA offering from Features

Page 2 Removed IDT in reference to fabrication

Page 3 The package code PN100-1 changed to PN100 to match standard package codes

Page 3 Removed the date for the PN100-pin TQFP configuration

Page 4 Removed the 100-pin fine pitch Ball Grid Array fpBGA configuration and corresponding footnotes

Page 5 Corrected typo in footnote text

Page 7 Corrected typo in the Typical Output Derating drawing

Page 8 Removed the commercial temp range from the AC Elec Chars Read & Write Cycle Timing table title

Page 15 Added Tape & Reel and Green indicators with their footnote annotations to the Ordering Information

Page 15 Removed the 100-pin TQFP fpBGA from the Ordering Information

Page 15 Removed IDT Clock table

02/08/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.