



Sample &

Buv







PCM1794A

SLES117B-AUGUST 2004-REVISED DECEMBER 2015

PCM1794A 24-Bit, 192-kHz Sampling, Advanced Segment, Audio Stereo Digital-to-Analog Converter

1 Features

- 24-Bit Resolution
- Analog Performance:
 - Dynamic Range:
 - 132 dB (9 V RMS, Mono)
 - 129 dB (4.5 V RMS, Stereo)
 - 127 dB (2 V RMS, Stereo)
 - THD+N: 0.0004%
- Differential Current Output: 7.8 mA p-p
- 8x Oversampling Digital Filter:
 - Stop-Band Attenuation: -130 dB
 - Pass-Band Ripple: ±0.00001 dB
- Sampling Frequency: 10 kHz to 200 kHz
- System Clock: 128, 192, 256, 384, 512, or 768 f_S With Autodetect
- Accepts 16-Bit and 24-Bit Audio Data
- PCM Data Formats: Standard, I²S, and Left-Justified
- Optional Interface Available to External Digital Filter or DSP
- Digital De-Emphasis
- Digital Filter Rolloff: Sharp or Slow
- Soft Mute
- Zero Flag
- Dual-Supply Operation: 5-V Analog, 3.3-V Digital
- 5-V Tolerant Digital Inputs
- Small 28-Pin SSOP Package

2 Applications

- A/V Receivers
- DVD Players
- Musical Instruments
- Car Audio Systems
- Other Applications Requiring 24-Bit Audio


3 Description

The PCM1794A device is a monolithic, CMOSintegrated circuit that includes stereo digital-to-analog converters (DACs) and support circuitry in a small 28pin SSOP package. The data converters use TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1794A device provides balanced current outputs, allowing the user to optimize analog performance externally. Sampling rates up to 200 kHz are supported.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
PCM1794A	SSOP (28)	10.20 mm × 5.30 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics5
	6.6	Timing Requirements 7
	6.7	Typical Characteristics 9
7	Deta	ailed Description 12
	7.1	Overview
	7.2	Functional Block Diagram 12

7.3	Feature Description	13
7.4	Device Functional Modes	18
App	lication and Implementation	19
8.1	Application Information	19
8.2		
Pow	er Supply Recommendations	26
Lay	out	26
Dev	ice and Documentation Support	28
11.1	Documentation Support	28
11.2	Community Resources	28
11.3	Trademarks	28
11.4	Electrostatic Discharge Caution	28
11.5	Glossary	28
		28
	7.4 Appl 8.1 8.2 Pow Laye 10.1 10.2 Dev 11.1 11.2 11.3 11.4 11.5 Mec	Application and Implementation 8.1 Application Information 8.2 Typical Application Power Supply Recommendations Layout 10.1 Layout Guidelines 10.2 Layout Example Device and Documentation Support 11.1 Documentation Support 11.2 Community Resources 11.3 Trademarks 11.4 Electrostatic Discharge Caution 11.5 Glossary

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2006) to Revision B


Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section 1

www.ti.com

Page



5 Pin Configuration and Functions



Pin Functions

	PIN			
NO.	NAME	- I/O	DESCRIPTION	
1	MONO	I	Monaural mode enable ⁽¹⁾	
2	CHSL	I	L-channel, R-channel select ⁽¹⁾	
3	DEM	I	De-emphasis enable ⁽¹⁾	
4	LRCK	I	Left and right clock (f _S) input ⁽¹⁾	
5	DATA	I	Serial audio data input ⁽¹⁾	
6	BCK	I	Bit clock input ⁽¹⁾	
7	SCK	I	System clock input ⁽¹⁾	
8	DGND	_	Digital ground	
9	V _{DD}	_	Digital power supply, 3.3 V	
10	MUTE	I	Mute control ⁽¹⁾	
11	FMT0	I	Audio data format select ⁽¹⁾	
12	FMT1	I	dio data format select ⁽¹⁾	
13	ZERO	0	ero flag	
14	RST	I	Reset ⁽¹⁾	
15	V _{CC} 2R		Analog power supply (R-channel DAC), 5 V	
16	AGND3R	_	Analog ground (R-channel DAC)	
17	I _{OUT} R+	0	R-channel analog current output +	
18	I _{OUT} R–	0	R-channel analog current output –	
19	AGND1		Analog ground (internal bias)	
20	I _{REF}		Output current reference bias pin	
21	V _{COM} R	_	R-channel internal bias decoupling pin	
22	V _{COM} L	_	L-channel internal bias decoupling pin	

(1) Schmitt-trigger input, 5-V tolerant.

Pin Functions (continued)

	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
23	V _{CC} 1		Analog power supply, 5 V
24	AGND2	l	Analog ground (internal bias)
25	I _{OUT} L+	0	L-channel analog current output +
26	I _{OUT} L-	0	L-channel analog current output -
27	AGND3L		Analog ground (L-channel DAC)
28	V _{CC} 2L		Analog power supply (L-channel DAC), 5 V

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
	V_{CC} 1, V_{CC} 2L, V_{CC} 2R	-0.3	6.5	V
Supply Voltage	V _{DD}	-0.3	4	v
Supply voltage differences: V _{CC} 1, V _{CC} 2L, V _{CC} 2R Ground voltage differences: AGND1, AGND2, AGND3L, AGND3R, DGND			±0.1	V
Ground voltage differences: AGND1, AC	GND2, AGND3L, AGND3R, DGND		±0.1	V
Digital input voltage	LRCK, DATA, BCK, SCK, FMT1, FMT0, MONO, CHSL, DEM, MUTE, RST	-0.3	6.5	V
	ZERO	-0.3	$(V_{DD} + 0.3 V) < 4$	
Analog input voltage		-0.3	$(V_{CC} + 0.3 V) < 6.5$	V
Input current (any pins except supplies)			±10	mA
Ambient temperature under bias		-40	125	°C
Junction temperature	•		150	°C
Lead temperature (soldering, 5 s)			260	°C
Package temperature (IR reflow, peak)			250	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	V _{DD}	3	3.3	3.6	VDC	
	Supply voltage	V _{cc} 1 V _{cc} 2L V _{cc} 2R	4.75	5	5.25	VDC
TJ	Operation temperature		—25		85	°C

6.4 Thermal Information

		PCM1794A	
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	25.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.5	°C/W
ΨJT	Junction-to-top characterization parameter	2.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	27.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	—	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application (1) report, SPRA953.

6.5 Electrical Characteristics

all specifications at $T_A = 25^{\circ}$ C, $V_{CC}1 = V_{CC}2$ L = $V_{CC}2$ R = 5 V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, system clock = 256 f_S , and 24-bit data, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DATA FORMAT							
f _S	Sampling frequency		10		200	kHz	
	System clock frequency		128, 192, 256	, 384, 512, 768		f _S	
DIGITA	AL INPUT/OUTPUT						
	Logic family		٦	TTL compatible			
VIH	Input logic level high		2			VDC	
V _{IL}	Input logic level low				0.8	VDC	
I _{IH}	Input logic current high	$V_{IN} = V_{DD}$			10	μA	
IIL	Input logic current low	V _{IN} = 0 V			-10	μA	
V _{OH}	Output logic level high	$I_{OH} = -2 \text{ mA}$	2.4			VDC	
V _{OL}	Output logic level low	I _{OL} = 2 mA			0.4	VDC	
DYNAI	MIC PERFORMANCE (2-V RMS OUT	PUT) ⁽¹⁾⁽²⁾					
		f _S = 44.1 kHz		0.0004%	0.0008%		
	THD+N at $V_{OUT} = 0 \text{ dB}$	f _S = 96 kHz		0.0008%			
		f _S = 192 kHz		0.0015%			
		EIAJ, A-weighted, f _S = 44.1 kHz	123	127			
	Dynamic range	EIAJ, A-weighted, $f_S = 96 \text{ kHz}$		127		dB	
		EIAJ, A-weighted, f _S = 192 kHz		127			

(1) Filter condition:

(a) THD+N: 20-Hz HPF, 20-kHz apogee LPF

(b) Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted

(c) Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted

(d) Channel separation: 20-Hz HPF, 20-kHz AES17 LPF

(e) Analog performance specifications are measured using the System Two Cascade audio measurement system by Audio Precision™ in the averaging mode.

(2) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 25.

Copyright © 2004–2015, Texas Instruments Incorporated



Electrical Characteristics (continued)

all specifications at $T_A = 25^{\circ}$ C, $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, system clock = 256 f_S , and 24-bit data, unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	EIAJ, A-weighted, f _S = 44.1 kHz	123	127		
Signal-to-noise ratio	EIAJ, A-weighted, f _S = 96 kHz		127		dB
	EIAJ, A-weighted, $f_S = 192 \text{ kHz}$		127		
	f _S = 44.1 kHz	120	123		
Channel separation	f _S = 96 kHz		122		dB
	f _S = 192 kHz		120		
Level linearity error	V _{OUT} = -120 dB		±1		dB
DYNAMIC PERFORMANCE (4.5-V RMS Output)					
	f _S = 44.1 kHz		0.0004%		
THD+N at V _{OUT} = 0 dB	f _S = 96 kHz		0.0008%		
	f _S = 192 kHz		0.0015%		
	EIAJ, A-weighted, f _S = 44.1 kHz		129		
Dynamic range	EIAJ, A-weighted, f _S = 96 kHz		129		dB
	EIAJ, A-weighted, $f_{S} = 192$ kHz		129		
	EIAJ, A-weighted, f _S = 44.1 kHz		129		
Signal-to-noise ratio	EIAJ, A-weighted, f _S = 96 kHz		129		dB
C C	EIAJ, A-weighted, $f_{S} = 192 \text{ kHz}$		129		
	$f_{\rm S} = 44.1 \text{ kHz}$		124		
Channel separation	f _S = 96 kHz		123		dB
	$f_{\rm S} = 192 \text{ kHz}$		121		
DYNAMIC PERFORMANCE (MONO MODE) ⁽¹⁾⁽³⁾	13 102 11 12				
(f _S = 44.1 kHz		0.0004%		
THD+N at V _{OUT} = 0 dB	$f_s = 96 \text{ kHz}$		0.0008%		
	$f_{\rm S} = 192 \text{ kHz}$		0.0015%		
	EIAJ, A-weighted, $f_s = 44.1 \text{ kHz}$		132		
Dynamic range	EIAJ, A-weighted, $f_S = 96 \text{ kHz}$		132		dB
2)name range	EIAJ, A-weighted, $f_{S} = 192 \text{ kHz}$		132		42
	EIAJ, A-weighted, $f_s = 44.1 \text{ kHz}$		132		
Signal-to-noise ratio	EIAJ, A-weighted, $f_s = 96 \text{ kHz}$		132		dB
	EIAJ, A-weighted, $f_s = 192 \text{ kHz}$		132		üb
ANALOG OUTPUT			102		
Gain error		6	<u>+2</u>	6	% of FSF
Gain mismatch, channel-to-channel			±0.5	3	% of FSF
	At BPZ	-2	±0.5	2	% of FSF
Bipolar zero error		-2		2	
Output current	Full scale (0 dB) At BPZ		7.8		mA p-p
	ALDEZ		-0.2		mA
DIGITAL FILTER PERFORMANCE				10.004	dB
De-emphasis error	=			±0.004	uВ
FILTER CHARACTERISTICS-1: SHARP ROLLO				0 45 4 5	
Pass band	±0.00001 dB			0.454 f _s	
	–3 dB	0.540.6		0.49 f _S	
Stop band		0.546 f _S		0.0000	
Pass-band ripple				±0.00001	dB
Stop-band attenuation	Stop band = $0.546 f_S$	-130			dB
Delay time			55/f _S		S
FILTER CHARACTERISTICS-2: SLOW ROLLOF					
Pass band	±0.04 dB			0.254 f _S	
	–3 dB			0.46 f _S	

(3) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 26.



Electrical Characteristics (continued)

all specifications at $T_A = 25^{\circ}$ C, $V_{CC}1 = V_{CC}2L = V_{CC}2R = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, system clock = 256 f_S , and 24-bit data, unless otherwise noted


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Stop band		0.732 f _S			
	Pass-band ripple				±0.001	dB
	Stop-band attenuation	Stop band = $0.732 f_S$	-100			dB
	Delay time			18 / f _S		S
POWE	R SUPPLY REQUIREMENTS	· · ·				
		f _S = 44.1 kHz		12	15	
I _{DD}	Digital supply current ⁽⁴⁾	f _S = 96 kHz		23		mA
		f _S = 192 kHz		45		
	Stop-band attenuation Delay time NER SUPPLY REQUIREMENTS	f _S = 44.1 kHz		33	40	
I _{CC}		f _S = 96 kHz		35		mA
		f _S = 192 kHz		37		
		f _S = 44.1 kHz		205	250	
	Pass-band ripple Stop-band attenuation Delay time WER SUPPLY REQUIREMENTS Digital supply current ⁽⁴⁾ Analog supply current ⁽⁴⁾	f _S = 96 kHz		250		mW
		f _S = 192 kHz		335		

(4) Input is BPZ data.

6.6 Timing Requirements

		MIN	MAX	UNIT
SYSTEM	CLOCK INPUT TIMING (see Figure 1)		·	
t _(SCY)	System-clock pulse-cycle time	13		ns
t _(SCKH)	System-clock pulse duration, HIGH	$0.4 \times t_{(SCY)}$		ns
t _(SCKL)	System-clock pulse duration, LOW	$0.4 \times t_{(SCY)}$		ns
EXTERNA	L RESET TIMING (see Figure 2)			
t _(RST)	Reset pulse duration, LOW	20		ns
AUDIO IN	TERFACE TIMING (see Figure 3)		·	
t _(BCY)	BCK pulse-cycle time	70		ns
t _(BCL)	BCK pulse duration, LOW	30		ns
t _(BCH)	BCK pulse duration, HIGH	30		ns
t _(BL)	BCK rising edge to LRCK edge	10		ns
t _(LB)	LRCK edge to BCK rising edge	10		ns
t _(DS)	DATA setup time	10		ns
t _(DH)	DATA hold time	10		ns
	LRCK clock duty	50% ± 2-bit 0	clocks	










Figure 2. External Reset Timing





Figure 3. Timing of Audio Interface




6.7 Typical Characteristics






Typical Characteristics (continued)





Typical Characteristics (continued)





7 Detailed Description


7.1 Overview

The PCM1794A device is a 24-bit, 192-kHz, differential-current, output digital-to-analog converter (DAC) that comes in a 28-pin SSOP package. The PCM1794AA device is hardware controlled and uses the advanced-segment DAC architecture from TI to perform with a Stereo Dynamic Range of 129 dB (132 dB Mono) and with a THD of 0.0004% at 44.1 kHz. The PCM1794AA device uses the SCK input as the system clock and automatically detects the sampling rate of the Digital Audio input when valid BCK and LRCK clocks are supplied. To bypass the internal filter, use an external digital filter.

Table	1	Device	Features
Iabic		Device	i catules

FEATURE	DESCRIPTION
Resolution	24 bits
Audio data interface format	Standard, I ² S, left justified
Audio data bit length	16-bit, 24-bit selectable
Audio data format	MSB first, two's complement

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 System Clock Input

The PCM1794A device requires a system clock for operating the digital interpolation filters and advanced segment DAC modulators. The system clock is applied at the SCK input (pin 7). The PCM1794A device has a system clock detection circuit that automatically senses the frequency at which the system clock is operating. Table 2 shows examples of system clock frequencies for common audio-sampling rates.

The *Timing Requirements* table lists and Figure 1 shows the timing requirements for the system clock input. For optimal performance, use a clock source with low-phase jitter and noise. One of the Texas Instruments PLL1700 family of multiclock generators is an excellent selection for providing the PCM1794A system clock.

SAMPLING	SYSTEM CLOCK FREQUENCY (f _{SCK}) (MHz)									
FREQUENCY	128 f _S	192 f _S	256 f _S	384 f _S	512 f _S	768 f _S				
32 kHz	4.096	6.144	8.192	12.288	16.384	24.576				
44.1 kHz	5.6488	8.4672	11.2896	16.9344	22.5792	33.8688				
48 kHz	6.144	9.216	12.288	18.432	24.576	36.864				
96 kHz	12.288	18.432	24.576	36.864	49.152	73.728				
192 kHz	24.576	36.864	49.152	73.728	See ⁽¹⁾	See ⁽¹⁾				

 Table 2. System Clock Rates for Common Audio Sampling Frequencies

(1) This system clock rate is not supported for the given sampling frequency.

7.3.2 Power-On and External Reset Functions

The PCM1794A device includes a power-on reset function. Figure 21 shows the operation of this function. With $V_{DD} > 2 V$, the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time $V_{DD} > 2 V$.

The PCM1794A device also includes an external reset capability using the \overline{RST} input (pin 14), which allows an external controller or master reset circuit to force the PCM1794A device to initialize to its default reset state.

The *Timing Requirements* table lists and Figure 2 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The RST pin is then set to a logic 1 state to start the initialization sequence, which requires 1024 system clock periods. The external reset is useful in applications with a delay between the PCM1794A power-up and system clock activation.




Figure 21. Power-On Reset Timing



7.3.3 Audio Data Interface

7.3.3.1 Audio Serial Interface

The audio interface port is a 3-wire serial port that includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the serial audio bit clock, and used to clock the serial data present on DATA into the serial shift register of the audio interface. Serial data is clocked into the PCM1794A device on the rising edge of BCK. LRCK is the serial audio left/right word clock.


The PCM1794A device requires the synchronization of LRCK and the system clock, but does not require a specific phase relation between LRCK and the system clock.


If the relationship between LRCK and the system clock changes more than ± 6 BCK, internal operation is initialized within 1/f_S, and the analog outputs are forced to the bipolar zero level until resynchronization between LRCK and the system clock is completed.

7.3.3.2 PCM Audio Data Formats and Timing


The PCM1794A device supports industry-standard audio data formats, including standard right-justified, I²S, and left-justified. The data formats are shown in Figure 22. Data formats are selected using the format bits, FMT1 (pin 12), and FMT0 (pin 11) as shown in Table 3. All formats require binary twos-complement, MSB-first audio data. The *Timing Requirements* table lists and Figure 3 shows a detailed timing diagram for the serial audio interface.








(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW



(3) I²S Data Format; L-Channel = LOW, R-Channel = HIGH





SLES117B-AUGUST 2004-REVISED DECEMBER 2015



7.3.4 Audio Data Format

PCM1794A

Audio format is selected using FMT0 (pin 11) and FMT1 (pin 12). The PCM1794A device also supports monaural mode and DF bypass mode using MONO (pin 1) and CHSL (pin 2). The PCM1794A device can select the DF rolloff characteristics.

MONO	CHSL	FMT1	GMT0	FORMAT	STEREO/MONO	DF ROLLOFF
0	0	0	0	l ² S	Stereo	Sharp
0	0	0	1	Left-justified format	Stereo	Sharp
0	0	1	0	Standard, 16-bit	Stereo	Sharp
0	0	1	1	Standard, 24-bit	Stereo	Sharp
0	1	0	0	l ² S	Stereo	Slow
0	1	0	1	Left-justified format	Stereo	Slow
0	1	1	0	Standard, 16-bit	Stereo	Slow
0	1	1	1	Digital filter bypass	Mono	_
1	0	0	0	l ² S	Mono, L-channel	Sharp
1	0	0	1	Left-justified format	Mono, L-channel	Sharp
1	0	1	0	Standard, 16-bit	Mono, L-channel	Sharp
1	0	1	1	Standard, 24-bit	Mono, L-channel	Sharp
1	1	0	0	l ² S	Mono, R-channel	Sharp
1	1	0	1	Left-justified format	Mono, R-channel	Sharp
1	1	1	0	Standard, 16-bit	Mono, R-channel	Sharp
1	1	1	1	Standard, 24-bit	Mono, R-channel	Sharp

7.3.5 Soft Mute

The PCM1794A device supports mute operation. When MUTE (pin 10) is set to HIGH, both analog outputs transition to the bipolar zero level in -0.5-dB steps with a transition speed of $1/f_S$ per step. The mute operation system provides pop-free muting of the DAC output.


7.3.6 De-Emphasis

The PCM1794A device has a de-emphasis filter for the sampling frequency of 44.1 kHz. The de-emphasis filter is controlled using DEM (pin 3).

7.3.7 Zero Detect

When the PCM1794A device detects that the audio input data in the L-channel and the R-channel is continuously zero for 1024 LRCKs in the PCM mode, or that the audio input data is continuously zero for 1024 WDCKs in the external filter mode, the PCM1794A device sets ZERO (pin 13) to HIGH.

7.3.8 Advanced Segment DAC







The PCM1794A device uses TI's advanced segment DAC architecture to achieve excellent dynamic performance and improved tolerance to clock jitter. The PCM1794A device provides balanced current outputs.

Digital input data using the digital filter is separated into 6 upper bits and 18 lower bits. The 6 upper bits are converted to inverted complementary offset binary (ICOB) code. The lower 18 bits, associated with the MSB, are processed by a five-level, third-order delta-sigma modulator operated at 64 f_S by default. The 1 level of the modulator is equivalent to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order delta-sigma modulator are summed together to create an up-to-66-level digital code, and then processed by data-weighted averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 66 levels from the DWA is converted to an analog output in the differential-current segment section.

This architecture has overcome the various drawbacks of conventional multibit processing, and also achieves excellent dynamic performance.

7.3.9 Analog Output

Table 4 and Figure 24 show the relationship between the digital input code and analog output.

	0 1	5 1	
	800000 (–FS)	000000 (BPZ)	7FFFF (+FS)
I _{OUT} N [mA]	-2.3	-6.2	-10.1
I _{OUT} P [mA]	-10.1	-6.2	-2.3
V _{OUT} N [V] ⁽¹⁾	-1.725	-4.65	-7.575
V _{OUT} P [V] ⁽¹⁾	-7.575	-4.65	-1.725
V _{OUT} [V] ⁽¹⁾	-2.821	0	2.821

Table 4. Digital Input Code and Analog Output

(1) V_{OUT}N is the output of U1, V_{OUT}P is the output of U2, and V_{OUT} is the output of U3 in the measurement circuit of Figure 25.




Figure 24. Relationship Between Digital Input and Analog Output



7.4 Device Functional Modes

7.4.1 Device Control

The PCM1794A device is a hardware controlled by external pins. These pins can be tied high or low directly to GND or to V_{DD} . These pins can also be controlled by the GPIO of a host controller.

7.4.2 Audio Input Modes

The PCM1794A device accepts PCM audio in I2S, Right justified (standard), or Left justified formats. The PCM1794 device has an internal digital filter that has the option of a slow or sharp roll off. Use an external digital filter to bypass the internal digital filter. External filter mode is explained more in the *Interfacing With an External Digital Filter* section.

7.4.3 Audio Output Modes

With the use of the MONO pin, the PCM1794A can output either differential stereo audio, or differential mono audio. Figure 25 shows an example of stereo output. Figure 27 shows an example of mono mode.



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The design of the application circuit lets the user realize the high signal-to-noise (S/N) ratio of the PCM1794A device, as noise and distortion generated in an application circuit are not negligible.

In the circuit of Figure 25, the output level is $2-V_{RMS}$, and 127-dB S/N is achieved. The circuit of Figure 26 should result in the highest performance. In this case the output level is set to $4.5-V_{RMS}$, and 129-dB S/N is achieved (stereo mode). In monaural mode, if the output of the L-channel and R-channel is used as a balanced output, 132-dB S/N is achieved (see Figure 27).


Application Information (continued)







Application Information (continued)







Application Information (continued)




Figure 27. Measurement Circuit for Monaural Mode

8.1.1 I/V Section

The current of the PCM1794A device on each of the output pins ($I_{OUT}L+$, $I_{OUT}L-$, $I_{OUT}R+$, $I_{OUT}R-$) is 7.8 mA p-p at 0 dB (full scale). Use Equation 1 to calculate the voltage output level of the I/V converter (Vi).

 $Vi = 7.8 \text{ mA } p-p \times R_f$

where

• R_f is the feedback resistance of I/V converter

(1)

An NE5534 operational amplifier is recommended for the I/V circuit to obtain the specified performance. Dynamic performance such as the gain bandwidth, settling time, and slew rate of the operational amplifier affects the audio dynamic performance of the I/V section.

8.1.2 Differential Section

The PCM1794A voltage outputs are followed by differential amplifier stages, which sum the differential signals for each channel, creating a single-ended I/V op-amp output. In addition, the differential amplifiers provide a low-pass filter function.

The operational amplifier recommended for the differential circuit is the Linear Technology LT1028, because the input noise is low.

8.1.3 Interfacing With an External Digital Filter

For some applications, using a programmable digital signal processor as an external digital filter to perform the interpolation function may be necessary. The following pin settings enable the external digital filter application mode:

- MONO (pin 1) = LOW
- CHSL (pin 2) = HIGH
- FMT0 (pin 11) = HIGH
- FMT1 (pin 12) = HIGH

The pins that provide the serial interface for the external digital filter are shown in the connection diagram of Figure 28. The word clock (WDCK) must be operated at $8 \times$ or $4 \times$ the desired sampling frequency, f_S .



Application Information (continued)




Figure 28. Connection Diagram for External Digital Filter (Internal DF Bypass Mode) Application

8.1.3.1 System Clock (SCK) and Interface Timing

In an application using an external digital filter, the PCM1794A device requires the synchronization of WDCK and the system clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, and DATA is shown in Figure 29.




Figure 29. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application

Table 5 shows the timing requirements for an application using an external digital filter in internal DF bypass mode.

RUMENTS

Application Information (continued)

Table 5. External Digital Filter Application Timing Requirements

		MIN	MAX	UNIT
t _(BCY)	BCK pulse-cycle time	20		ns
t _(BCL)	BCK pulse duration, LOW	7		ns
t _(BCH)	BCK pulse duration, HIGH	7		ns
t _(BL)	BCK rising edge to WDCK falling edge	5		ns
t _(LB)	WDCK falling edge to BCK rising edge	5		ns
t _(DS)	DATA setup time	5		ns
t _(DH)	DATA hold time	5		ns

8.1.3.2 Audio Format

The PCM1794A device in the external digital filter interface mode supports right-justified audio formats, including 24-bit audio data, as shown in Figure 30.




Figure 30. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application



8.2 Typical Application

This application is using the GPIO of a host controller to manipulate the hardware control pins. A PCM audio source is supplying digital audio and the output is single-ended stereo audio.




Figure 31. Typical Application Circuit

8.2.1 Design Requirements

For the typical application example, use the parameters listed in Table 6.

Table	6.	Design	Parameters
-------	----	--------	------------

DESIGN PARAMETER	EXAMPLE
Audio Input	Digital PCM
Audio Output	Single-Ended Stereo Analog
Control	Host GPIO
Filter	Internal Filter

8.2.2 Detailed Design Procedure

8.2.2.1 Audio Input or Output

In this application, a PCM audio source is supplied to the device. A current output is produced and then converted to a voltage output in the I/V stage. The next stage in the output is a differential to single-ended amplifier stage with a low pass filter to reduce out of band noise. The f_c of the example circuits (Figure 26 and Figure 27) are shown in the example figures. Use Equation 2 to calculate the value of f_c .

 $f_c = 1 / (2 \times \pi \times R_f \times C_f)$


PCM1794A SLES117B – AUGUST 2004 – REVISED DECEMBER 2015



www.ti.com

Typical Application (continued)

8.2.3 Application Curves



9 Power Supply Recommendations

The PCM1794A device requires 5-V (nominal) supplies. A 5-V supply is required for the analog circuitry powered by the VCC1, VCC2L, and VCC2R pins. A second 5-V supply is for the digital circuitry powered by the V_{DD} pin. These pins can be powered by the same 5-V rail but separating the supplies can assist with getting the target SNR and THD in some cases. Place the decoupling capacitors for the power supplies close to the device terminals.

10 Layout


10.1 Layout Guidelines

TI recommends using the same ground between AGND and DGND to avoid any potential voltage difference between them. Ensure the return currents for digital signals avoid the AGND pin or the input signals to the I/V stage. Avoid running high frequency clock and control signals near AGND, or any of the I_{OUT} pins where possible. The pin layout of the PCM1794A partitions into two parts: an analog section and a digital section. If the system is partitioned in such a way that digital signals are routed away from the analog sections, then no digital return currents (for example, clocks) should be generated in the analog circuitry.

Place the decoupling capacitors as close to the Vcc1, $V_{CC}2L$, $V_{CC}2R$, $V_{COM}L$, $V_{COM}R$, and V_{DD} pins as possible. See Figure 34 for additional guidelines.



10.2 Layout Example



- (1) TI recommends to place a top layer ground pour for shielding around device and connect it to the lower main PCB ground plane with multiple vias.
- (2) These resistors help prevent overshoot and reduce coupling. Begin with a value of 10 Ω for the MCLK resistor and 27 Ω for the other resistors.

Figure 34. PCM1794A Layout Example

TEXAS INSTRUMENTS

www.ti.com

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- A Low Noise, Low Distortion Design for Antialiasing and Anti-imaging Filters, SBAA001
- THD+N Versus Frequency Characteristics and Spectra of the PCM1717/18/19/20/23/27, SBAA020
- DEM-PCM1792, DEM-DSD1792, DEM-PCM1794, DEM-DSD1794, EVM Board, SLEU037
- NE5534x, SA5534x Low-Noise Operational Amplifiers, SLOS070
- PLL1700 Multi-Clock Generator, SBOS096

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. Audio Precision is a trademark of Audio Precision. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCM1794ADB	ACTIVE	SSOP	DB	28	47	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1794 A	Samples
PCM1794ADBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM1794 A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF PCM1794A :

• Automotive: PCM1794A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

Pin1 Quadrant

Q1

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
PCM1794ADBR	SSOP	DB	28	2000	330.0	17.4	8.5	10.8	2.4	12.0	16.0

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1794ADBR	SSOP	DB	28	2000	336.6	336.6	28.6

DB0028A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0028A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0028A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated