PERICOM<sup>®</sup>

# PI6LC48P02

# 2-Output LVPECL Fibre Channel (FC) and Ethernet Clock Generator

#### **Features**

- → Two differential LVPECL output pairs
- ➔ Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input
- → Supports the following output frequencies:
  - ➔ Ethernet: 50MHz, 100MHz, 150MHz, 156.25MHz, 200MHz
  - ➔ Fibre Channel: 53.125MHz, 106.25MHz, 159.375MHz, 187.5MHz, 212.5MHz
- → RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal (12kHz – 20MHz): 0.28ps (typical)
- → RMS phase jitter @ 100MHz, using a 25MHz crystal (12kHz 20MHz): 0.32ps (typical)
- → RMS phase jitter @ 156.25MHz, using a 26.041667MHz crystal (12kHz – 20MHz): 0.30ps (typical)
- → Full 3.3V or 2.5V supply modes
- → Industrial operating temperature
- → Available in lead-free package: 20-TSSOP


## Description

The PI6LC48P02 is a 2-output LVPECL synthesizer optimized to generate Fibre Channel, Ethernet and storage reference clock frequencies and is a member of Pericom's HiFlex family of high performance clock solutions. Using a 26.5625MHz crystal, the most popular Fibre Channel (FC) frequencies can be generated based on the settings of 2 frequency select pins. Using 25MHz Xtal, most Ethenrnet frequencies inckuding 100MHz can be generated, while using 26.041667MHz Xtal, 156.25MHz can be generated for Networking applications.

The PI6LC48P02 uses Pericom's proprietary low phase noise PLL technology to achieve ultra low phase jitter, it is ideal for Networking, data center, and storage systems.

## **Applications**


- → Networking and Data Center Server systems
- → Fibre Channel (FC) and Storage systems



1

## **Block Diagram**

## **Pin Configuration**



## **Pinout Table**

Pin No.	Pin Name	І/О Туре		Description
1,7	NC			No connection
2, 20	VDDO	Power	-	Output Power Supply
3,4	CLK0, CLK0#	Output	-	LVPECL Output clock 0
5	M_reset	Input	Pull-down	Master reset. "1", CLK0/CLK1 go to "low", CLK0#/CLK1# go to "high"; "0" outputs are enabled
6	PLL_ByPass	Input	Pull-down	PLL bypass select. "0" PLL is enabled, "1" PLL is bypassed
8	VDDA	Power	-	Analog Power Supply
9, 11	N_SEL0, N_SEL1	Input	Pull-down	Output frequency select
10, 16	VDD	Power	-	Core Power Supply
12, 13	XOUT, XIN	Crystal	-	Crystal input and output
14	Ref_IN	Input	Pull-down	CMOS reference clock input
15	IN_SEL	Input	Pull-down	"0" selects Crystal, "1" selects reference input
17	GND	Ground	-	Ground
18, 19	CLK1#, CLK1	Output	-	LVPECL Output clock 1

Xtal Frequency (MHz)	N_SEL1 N_SEL0	Output Frequency (MHz)
	0 0	200
25	0 1	150
25	1 0	100
	11	50
	0 0	212.5
26 5625	0 1	159.375
26.5625	1 0	106.25
	11	53.125
23.4375	0 0	187.5
26.041667	0 1	156.25

#### Output Frequency Selection Table

## **Typical Crystal Requirement**

Parameter	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental		
Frequency	23.33		28.33	MHz
Equivalent Series Resistance (ESR)			50	Ω
Shunt Capacitance			7	pF
Drive Level			1	mW

# **Recommended Crystal Specification**

Pericom recommends:

- a) FL2650003, SMD 3.2x2.5(4P), 26.5625MHz, CL=18pF, +/-25ppm, http://www.pericom.com/pdf/datasheets/se/FL.pdf
- b) FY2650002, SMD 5x3.2(4P), 26.5625MHz, CL=18pF, +/-30ppm, http://www.pericom.com/pdf/datasheets/se/FY\_F9.pdf

3

- c) FL2500047, SMD 3.2x2.5(4P), 25MHz, CL=18pF, +/-20ppm. http://www.pericom.com/pdf/datasheets/se/FL.pdf
- d) FY2500091, SMD 5x3.2(4P), 25MHz, CL=18pF, +/-30ppm. http://www.pericom.com/pdf/datasheets/se/FY\_F9.pdf

For other crystal options, please contact Pericom sales.

#### **Maximum Ratings** (Over operating free-air temperature range)

Storage Temperature65°C to+155°C
Ambient Temperature with Power Applied40°C to+85°C
Supply Voltage0.5 to +3.7V
ESD Protection (HBM) 2000V
ESD F Totection (11Divi)

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **DC Electrical Characteristics**

**Power Supply DC Characterisitcs,**  $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C)$ 

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>DD</sub> , V <sub>DDA</sub> , V <sub>DDO</sub>	Supply Voltage		2.97	3.3	3.63	V
V <sub>DD,</sub> V <sub>DDA</sub> , V <sub>DDO</sub>	Supply Voltage		2.375	2.5	2.625	V
I <sub>GND</sub>	Power Supply Current				110	mA
I <sub>DDA</sub>	Analog Supply Current				30	mA

#### **LVCMOS/LVTTL DC Characterisitcs,** ( $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Turnet III: ab Malta an	$V_{DD} = 3.3 \text{ V} + 10\%$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> = 2.5 V +/- 5%	1.7		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	$V_{DD} = 3.3 \text{ V} + -10\%$	-0.3		0.8	V
	Input Low Voltage	V <sub>DD</sub> = 2.5 V +/- 5%	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	M_reset, PLL_ByPass, N_SEL[0:1], IN_SEL, Ref_IN $V_{DD} = VIN = 3.63V$			150	μΑ
I <sub>IL</sub>	Input Low Current	$M\_reset, PLL\_ByPass, N\_SEL[0:1],$ $IN\_SEL, Ref\_IN$ $V_{DD} = 3.63V, V_{IN} = 0V$	-5			μΑ

#### **Pin Characterisitcs**

Symbol	Parameter	Condition	Min	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWNN</sub>	Pull down resistor			51		kΩ

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Voltage <sup>(1)</sup>	$V_{DD} = 3.3 V$	1.9		2.4	V
		$V_{DD} = 2.5 V$	1.1		1.6	
Vol	Output Low Voltage <sup>(1)</sup>	$V_{DD} = 3.3 V$	1.2		1.6	
		$V_{DD} = 2.5 V$	0.4		0.8	V

#### **LVPECL DC Characterisitcs,** ( $T_A = -40^{\circ}C$ to $85^{\circ}C$ )

Note: 1. LVPECL Termination: Source 150ohm to GND and 100ohm across CLK and CLK#.

#### AC Electrical Characteristics, $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C)$

LVPECL Termination: Source 1500hm to GND and using 0.01uF ac-coupled to 500hm to GND

Symbol	Parameter	Condition	Min.	Тур.	Max	Units
		N_SEL[1:0] = 00	186.67		226.67	MHz
<i>.</i>		N_SEL[1:0] = 01	140		170	MHz
fout	Output Frequency	N_SEL[1:0] = 10	93.33		113	MHz
		N_SEL[1:0] = 11	46.67		56.67	MHz
t <sub>sk(o)</sub>	Output Skew <sup>(1, 3)</sup>	Outputs at the same same loading		30		ps
		212.5MHz, (637kHz - 10MHz)		0.17		ps
		212.5MHz, (12kHz - 20MHz)		0.28		ps
		200MHz, (1.875MHz - 20MHz)		0.10		ps
		200MHz, (12kHz - 20MHz)		0.29		ps
	RMS Phase Jitter,	156.25MHz, (1.875MHz - 20MHz)		0.15		ps
		156.25MHz, (12kHz - 20MHz)		0.30		ps
		159.375MHz, (637kHz - 10MHz)		0.20		ps
		159.375MHz, (12kHz - 20MHz)		0.30		ps
		150MHz, (1.875MHz - 20MHz)		0.15		ps
,		150MHz, (12kHz - 20MHz)		0.31		ps
t <sub>jit(Ø)</sub>	(Random) <sup>(2)</sup>	106.25MHz, (637kHz - 10MHz)		0.20		ps
		106.25MHz, (12kHz - 20MHz)		0.32		ps
		100MHz, (1.875MHz - 20MHz)		0.18		ps
		100MHz, (12kHz - 20MHz)		0.32		ps
		53.125MHz, (637kHz - 10MHz)		0.25		ps
		53.125MHz, (12kHz - 20MHz)		0.42		ps
		50MHz, (1.875MHz - 10MHz)		0.36		ps
		50MHz, (12kHz - 20MHz)		0.60		ps
		187.5MHz, (1.875MHz - 10MHz)		0.11		ps
		187.5MHz, (12kHz - 20MHz)		0.28		ps

#### AC Electrical Characteristics, $(T_A = -40 \circ C \text{ to } 85 \circ C)$ Cont.

LVPECL Termination: Source 150ohm to GND and using 0.01uF ac-coupled to 50ohm to GND

150.0

160.0

170.0

Symbol	Parameter	Condition	Min.	Тур.	Max	Units
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%			400	ps
0 <sub>DC</sub>	Output Duty Cycle		48		52	%


Note:

1. Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

2. Please refer to the Phase Noise Plots.

3. This parameter is defined in accordance with JEDEC Standard 65.

## **Phase Noise Plots**



6

-150.0

-160.0

180.0


-150.0

-160.0


-170.0

180.


## **Phase Noise Plots**








## **LVPECL** Test Circuit



## **Power Supply Filtering Techniques**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The PI6LC48P02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$ ,  $V_{DDA}$  and  $V_{DDO}$  should be individually connected to the power supply plane through vias, and  $0.1\mu$ F bypass capacitors should be used for each pin. Figure below illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional 10 $\Omega$  resistor along with a 10 $\mu$ F bypass capacitor be connected to the  $V_{DDA}$  pin.



## **Recommendations for Unused Input and Output Pins**

Inputs:

Crystal Inputs:

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. A  $1k\Omega$  resistor can be tied from XTAL\_IN to ground for additional protection.

Ref\_IN Input:

For applications not requiring the use of the clock, it can be left floating. A  $1k\Omega$  resistor tied from the Ref\_IN to ground can provide additional protection.

#### LVCMOS Control Pins:

All control pins have internal pulldowns; A  $1k\Omega$  resistor tied from each control pin to ground can provide additional protection.


#### Outputs:

LVPECL Outputs:

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.


# **Crystal Input Interface**

The clock generator has been characterized with 18pF parallel resonant crystals. The capacitor values shown in the figure below were determined using a 26.5625MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.



# **LVCMOS to XTAL Interface**


The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in the figure below. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of the two ways. First, R1 and R2 in parallel should equal the transmission line empedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is quaranteed by using a quartz crystal.



# **Thermal Information**

Symbol	Description	
$\Theta_{_{\mathrm{JA}}}$	Junction-to-ambient thermal resistance	84.0 °C/W
$\Theta_{\rm JC}$	Junction-to-case thermal resistance	17.0 °C/W

# Packaging Mechanical: 20-Contact TSSOP (L)



12-0373

## **Ordering Information**

Ordering Code	Packaging Type	Package Description	Operating Temperature
PI6LC48P02LIE	L	Pb-free & Green, 20-pin TSSOP	Industrial
PI6LC48P02LIEX	L	Pb-free & Green, 20-pin TSSOP, Tape & Reel	Industrial

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Diodes Incorporated:**

PI6LC4831AZBIEX PI6LC4833ZBIEX PI6LC4831AZBIE PI6C557-10LEX PI6C490086LE PI6C490086LEX PI6C490098LE PI6C490098LEX PI6C49015LIE PI6C49015LIEX PI6C490097LE PI6C490097LEX PI6C49005AIE PI6C49006AEX PI6C49016ZDIEX PI6C49019AIEX PI6LC4872-01ZDIEX PI6C49005AIEX PI6C49006AE PI6LC4840ZHE PI6LC4872-01ZDIE PI6C49019AIEX PI6LC4820ZDEX PI6C49018ZDIEX PI6C49018ZDIE PI6LC4840ZHE PI6LC4872-01ZDIE PI6C49019AIE PI6LC4820ZDEX PI6C49018ZDIEX PI6C49018ZDIE PI6LC480016ZDIE PI6LC4840ZHEX PI6LC48P21LIE PI6LC48P03LIE PI6LC48P03LIEX PI6LC48P0301LEX PI6LC48P0201LIEX PI6LC48P02LIEX PI6LC48P0301LIEX PI6LC48P0201LE PI6LC48P03LIEX PI6LC48P0201LEX PI6LC48P21LIEX PI6LC48P03LEX PI6LC48P21LEX PI6LC48C21LEX PI6LC48H02LIEX PI6LC48L0201LIEX PI6LC48P25104LE PI6LC48P0301AZHIEX PI6LC48P25104LEX PT7C4512WEX PT7C4512WE PI6LC48P0301AZHIE PI6LC48P0401LIEX PI6LC48P0301AZHIEX PI6LC48P0301AZHEX PI6LC48P0301AZHE PI6LC48P0301AZHIE PI6LC48P0405LIEX PI6LC48C51LIE PI6LC48C51LIEX PI6LC48L0201AZHIE PI6LC48P0201AZHIEX PI6LC48D0405LIEX PI6LC48C51LIE PI6LC48C51LIEX PI6LC48P04LIEX PI6LC48P0301AZHEX PI6LC48D0405LIEX PI6LC48C51LIE PI6LC48C51LIEX PI6LC48P04LIEX PI6LC48P0301AZHEX PI6LC48D0405LIEX PI6LC48C51LIE PI6LC48S25LIEX PI6LC48D04LIEX PI6LC48P0301AZHEX PI6LC48D0405LIEX PI6LC48S1BZBIE PI6LC48S1BZBIEX PI6LC48D04LIEX PI6LC48D053AIE PI6LC48S25AZBBIE PI6LC48S25AZBBIEX PI6LC4831BZBIE PI6LC48S1BZBIEX PI6C3622-1LE PI6C49053AIE PI6C49053AIEX PI6C3622LEX PI6C3622-1LEX PI6LC48S25ZBBIE PI6LC48S25ZBBIEX