3.3 V LVTTL/LVCMOS to **Differential LVPECL Translator**

The MC10EPT20 is a 3.3 V TTL/CMOS to differential PECL translator. Because PECL (Positive ECL) levels are used, only +3.3 V and ground are required. The small outline SOIC-8 NB package and the single gate of the EPT20 makes it ideal for those applications where space, performance, and low power are at a premium.

The 100 Series contains temperature compensation.

Features

- 390 ps Typical Propagation Delay
- Maximum Input Clock Frequency > 1 GHz Typical
- Operating Range:
- $V_{CC} = 3.0 \text{ V}$ to 3.6 V with GND = 0 V
- PNP TTL Input for Minimal Loading
- Q Output will Default HIGH with Input Open
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com




948R-02

CASE 751-07

CASE 506AA





*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.




Table 1. PIN DESCRIPTION						
PIN	FUNCTION					
Q, <u>Q</u>	Differential PECL Outputs					
D	LVTTL Input					
V _{CC}	Positive Supply					
GND	Ground					
NC	No Connect					
EP	(DFN8 only) Thermal exposed pad must be connected to a suffi- cient thermal conduit. Electrically connect to the most negative sup- ply (GND) or leave unconnected, floating open.					

Table 1. PIN DESCRIPTION

Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

Characteristics	Value
Internal Input Pulldown Resistor	N/A
Internal Input Pullup Resistor	N/A
ESD Protection Human Body Model Machine Model Charged Device Model	> 1.5 kV > 200 V > 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)	Pb-Free Pkg
SOIC-8 NB TSSOP-8 DFN-8	Level 1 Level 3 Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in
Transistor Count	150 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

Table 2. ATTRIBUTES

1. For additional information, see Application Note <u>AND8003/D</u>.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V_{CC}	Power Supply	GND = 0 V		6	V
VI	Input Voltage	GND = 0 V	$V_I \leq V_{CC}$	6	V
I _{out}	Output Current	Continuous Surge		50 100	mA
TA	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB	190 130	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8	185 140	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN-8	129 84	°C/W
T _{sol}	Wave Solder (Pb-Free)	<2 to 3 sec @ 260°C		265	°C
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 1)	DFN-8	35 to 40	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

Symbol	Characteristic	Min	Тур	Max	Unit
I _{IH}	Input HIGH Current (V _{in} = 2.7 V)			20	μΑ
I _{IHH}	Input HIGH Current MAX (V _{in} = 6.0 V)			100	μΑ
IIL	Input LOW Current (V _{in} = 0.5 V)			-0.6	mA
V _{IK}	Input Clamp Voltage (I _{in} = -18 mA)			-1.2	V
VIH	Input HIGH Voltage	2.0			V
VIL	Input LOW Voltage			0.8	V

Table 4. LVTTL INPUT DC CHARACTERISTICS (V_{CC} = 3.3 V, GND = 0 V, T_A = -40° C to $+85^{\circ}$ C)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

Table 5. 10EPT PECL OUTPUT DC CHARACTERISTICS (V_{CC} = 3.3 V, GND = 0 V (Note 1))

		–40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Icc	Positive Power Supply Current	18	23	28	18	23	28	19	24	29	mA
V _{OH}	Output HIGH Voltage (Note 2)	2165	2290	2415	2230	2355	2480	2290	2415	2540	mV
V _{OL}	Output LOW Voltage (Note 2)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Output parameters vary 1:1 with $V_{CC}.$ 2. All loading with 50 Ω to V_{CC} – 2.0 V.

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{CC}	Positive Power Supply Current	20	25	30	22	27	32	23	28	33	mA
V _{OH}	Output HIGH Voltage (Note 2)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V _{OL}	Output LOW Voltage (Note 2)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV

Table 6. 100EPT PECL OUTPUT DC CHARACTERISTICS (V_{CC} = 3.3 V, GND = 0 V (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Output parameters vary 1:1 with $V_{\mbox{CC}}.$

2. All loading with 50 Ω to V_{CC} – 2.0 V.


Table 7. AC CHARACTERISTICS (V_{CC} = 3.0 V to 3.6 V, GND = 0 V (Note 1))


			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	f _{max} Maximum Input Clock Frequency		> 1			> 1			> 1		GHz
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential		350	430	300	370	450	320	400	490	ps
t _{SKEW}	Device-to-Device Skew (Note 2)			150			150			170	ps
t _{JITTER}	RMS Random Clock Jitter		1	2		1	2		1	2	ps
t _r t _f	Output Rise/Fall Times Q, Q (20% - 80%)	70	100	170	80	120	180	90	140	190	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Measured using a LVTTL source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} – 2.0 V.

2. Skew is measured between outputs under identical transitions.








Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]	
MC10EPT20DG	SOIC-8 NB (Pb-Free)	98 Units/Rail	
MC10EPT20DR2G	SOIC-8 NB (Pb-Free)	2500 / Tape & Reel	
MC10EPT20DTG	TSSOP-8 (Pb-Free)	100 Units/Rail	
MC10EPT20DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel	
MC10EPT20MNR4G	DFN-8 (Pb-Free)	1000 / Tape & Reel	
MC100EPT20DG	SOIC-8 NB (Pb-Free)	98 Units/Rail	
MC100EPT20DR2G	SOIC-8 NB (Pb-Free)	2500 / Tape & Reel	
MC100EPT20DTG	TSSOP-8 (Pb-Free)	100 Units/Rail	
MC100EPT20DTR2G	TSSOP-8 (Pb-Free)	2500 / Tape & Reel	
MC100EPT20MNR4G	DFN-8 (Pb-Free)	1000 / Tape & Reel	


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	_	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK**




NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAI
- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW OTAM DDD 10 74 07
- STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES					
DIM	MIN	MAX	MIN	MAX					
Α	4.80	5.00	0.189	0.197					
В	3.80	4.00	0.150	0.157					
С	1.35	1.75	0.053	0.069					
D	0.33	0.51	0.013	0.020					
G	1.27	7 BSC	0.050 BSC						
н	0.10	0.25	0.004	0.010					
J	0.19	0.25	0.007	0.010					
К	0.40	1.27	0.016	0.050					
Μ	0 °	8 °	0 °	8 °					
Ν	0.25	0.50	0.010	0.020					
S	5.80	6.20	0.228	0.244					

SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-8 CASE 948R-02 **ISSUE A**


> ل DETAIL E



-W-


- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI
- DIMENSIONING AND TOLENANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (A0000 PED CIDE CIDE)
- 0R GATE BUHRS STALL NOT EXCEED 0.13 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. TERMINAL NUMBERS ARE SHOWN FOR
- TERMINAL NOWBERS ARE SHOWN FOR REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	2.90	3.10	0.114	0.122			
В	2.90	3.10	0.114	0.122			
C	0.80	1.10	0.031	0.043			
D	0.05	0.15	0.002	0.006			
F	0.40	0.70	0.016	0.028			
G	0.65	BSC	0.026	BSC			
K	0.25	0.40	0.010	0.016			
L	4.90	BSC	0.193 BSC				
M	0°	6 °	0°	6 °			



PACKAGE DIMENSIONS

DFN-8 2x2, 0.5P CASE 506AA ISSUE F



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, <u>SOLDERRM/D</u>.

ECLinPS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and its officers, employees, subsidiaries, and distributors harmed for implantation in the human body. Should Buyer purchase or use ON Semiconducts has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distr

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Description 421 28 200 2010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor:

<u>MC100EPT20DG</u> <u>MC100EPT20DR2G</u> <u>MC100EPT20DTG</u> <u>MC100EPT20DTR2G</u> <u>MC100EPT20MNR4G</u> MC10EPT20DG MC10EPT20DR2G MC10EPT20DTG MC10EPT20DTR2G MC10EPT20MNR4G