


1:12 LVDS Output 1.8V Fanout Buffer

Description

The IDT8P34S1212I is a high-performance differential LVDS fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The IDT8P34S1212I is characterized to operate from a 1.8V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the IDT8P34S1212I ideal for those clock distribution applications that demand well-defined performance and repeatability.

Two selectable differential inputs and 12 low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise.


Block Diagram



Features

- 12 low skew, low additive jitter LVDS output pairs
- Two selectable, differential clock input pairs
- Differential CLK0, CLK1 pairs can accept the following differential input levels: LVDS, CML
- Maximum input clock frequency: 1.2GHz (maximum)
- LVCMOS/LVTTL interface levels for the control input select pin
- Output skew: 10ps (typical)
- Propagation delay: 340ps (typical)
- Low additive phase jitter, RMS; f_{REF} = 156.25MHz, V_{PP} = 1V, 12kHz- 20MHz: 41fs (typical)
- Maximum device current consumption (I_{DD}): 227mA (maximum) at 1.89V
- Full 1.8V supply voltage
- Lead-free (RoHS 6), 40-Lead VFQFN packaging
- -40°C to 85°C ambient operating temperature

Pin Assignment





Pin Descriptions and Characteristics

Table 1. Pin Descriptions Note 1.

Number	Name	Ту	pe	Description
1	SEL	Input	Pulldown	Reference select control. See Table 3 for function. LVCMOS/LVTTL interface levels.
2	CLK1	Input	Pulldown	Non-inverting differential clock/data input.
3	nCLK1	Input	Pulldown/ Pullup	Inverting differential clock/data input.
4, 10	nc	Unused		Do not connect.
5, 6, 11, 20, 31, 40	V _{DD}	Power		Power supply pins.
7	V _{REF}			Bias voltage reference. Provides an input bias voltage for the CLKx, nCLKx input pairs in AC-coupled applications. Refer to <i>Figures 2B and 2C</i> for applicable AC-coupled input interfaces.
8	nCLK0	Input	Pulldown/ Pullup	Inverting differential clock/data input.
9	CLK0	Input	Pulldown	Non-inverting differential clock/data input.
12, 13	Q0, nQ0	Output		Differential output pair 0. LVDS interface levels.
14, 15	Q1, nQ1	Output		Differential output pair 1. LVDS interface levels.
16, 17	Q2, nQ2	Output		Differential output pair 2. LVDS interface levels.
18, 19	Q3, nQ3	Output		Differential output pair 3. LVDS interface levels.
21, 30	GND	Power		Power supply ground.
22, 23	Q4, nQ4	Output		Differential output pair 4. LVDS interface levels.
24, 25	Q5, nQ5	Output		Differential output pair 5. LVDS interface levels.
26, 27	Q6, nQ6	Output		Differential output pair 6. LVDS interface levels.
28, 29	Q7, nQ7	Output		Differential output pair 7. LVDS interface levels.
32, 33	Q8, nQ8	Output		Differential output pair 8. LVDS interface levels.
34, 35	Q9, nQ9	Output		Differential output pair 9. LVDS interface levels.
36, 37	Q10, nQ10	Output		Differential output pair 10. LVDS interface levels.
38, 39	Q11, nQ11	Output		Differential output pair 11. LVDS interface levels.

^{1.} Pulldown and Pullup refers to an internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Table 3. SEL Input Function Table Note 1.

Input	
SEL	Operation
0 (Default)	CLK0, nCLK0 is the selected differential clock input.
1	CLK1, nCLK1 is the selected differential clock input.

^{1.} SEL is an asynchronous control.



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, I _O Continuous Current Surge Current	10mA 15mA
Input Sink/Source, I _{REF}	±2mA
Maximum Junction Temperature, T _{J,MAX}	125°C
Storage Temperature, T _{STG}	-65°C to 150°C
ESD - Human Body Model ^{Note 1.}	2000V
ESD - Charged Device Model ^{Note 1.}	1500V

^{1.} According to JEDEC JS-001-2012/JESD11-C101E.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{DD} = 1.8V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Power Supply Voltage		1.71	1.8	1.89	V
I _{DD}	Power Supply Current	Q0 to Q11 terminated 100 Ω between nQx, Qx		185	227	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 1.8V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage			0.65 * V _{DD}		V _{DD} + 0.3	V
V_{IL}	Input Low Voltage			-0.3		0.35 * V _{DD}	V
I _{IH}	Input High Current	SEL	V _{DD} = V _{IN} = 1.89V			150	μA
I _{IL}	Input Low Current	SEL	V _{DD} = 1.89V, V _{IN} = 0V	-10			μA



Table 4C. Differential Inputs Characteristics, V_{DD} = 1.8V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I _{IH}	Input High Current	CLK0, CLK1, nCLK0, nCLK1	V _{IN} = V _{DD} = 1.89V			150	μΑ
	Input Low	CLK0, CLK1	V _{IN} = 0V, V _{DD} = 1.89V	-10			μA
I _{IL}	Current	nCLK0, nCLK1	V _{IN} = 0V, V _{DD} = 1.89V	-150			μA
V _{REF}	Reference \Bias Note 1.	oltage for Input Note3.	I _{REF} = +100μA, V _{DD} = 1.8V	0.9		1.30	V
V_{PP}	Peak-to-Pea	ak Voltage	V _{DD} = 1.89V	0.2		1.0	V
V_{CMR}	Common M Voltage ^{Note}	ode Input 2. Note 3.		0.9		V _{DD} – (V _{PP} /2)	V

^{1.} V_{REF} specification is applicable to the AC-coupled input interfaces shown in *Figures 2B and 2C*.

Table 4D. LVDS DC Characteristics, V_{DD} = 1.8V ± 5%, T_A = -40°C to 85°C Note 1.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage	outputs loaded with 100Ω	247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
Vos	Offset Voltage		1.00		1.40	V
ΔV _{OS}	V _{OS} Magnitude Change				50	mV

^{1.} Output drive current must be sufficient to drive up to 30cm of PCB trace (assume nominal 50Ω impedance).

^{2.} Common mode input voltage is defined as crosspoint voltage.

^{3.} V_{IL} should not be less than -0.3V and V_{IH} should not be higher than V_{DD} .



AC Electrical Characteristics

Table 5. AC Electrical Characteristics, V_{DD} = 1.8V ± 5%, T_A = -40°C to 85°CNote 1.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Frequency	CLK[0:1], nCLK[0:1]				1.2	GHz
ΔV/Δt	Input Edge Rate	CLK[0:1], nCLK[0:1]		1.5			V/ns
t _{PD}	Note 3.	Delay ^{Note 2} .	CLK[0:1]; nCLK[0:1] to any Qx, nQx	200	340	450	ps
tsk(o)	Output Skev	VNote 4. Note 5.			10	45	ps
tsk(i)	Input Skew ^N	lote 5.			5	45	ps
tsk(p)	Pulse Skew		f _{REF} = 100MHz		3	20	ps
tsk(pp)	Part-to-Part	Skew ^{Note 6.}				250	ps
			f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 1kHz – 40MHz		89	200	fs
			f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 10kHz – 20MHz		74	150	fs
			f _{REF} = 122.88MHz Square Wave, V _{PP} = 1V, Integration Range: 12kHz – 20MHz		74	150	fs
	Buffer Additi	ive Phase	f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 1kHz – 40MHz		58	81	fs
$t_{\sf JIT}$	Jitter, RMS; Additive Pha		f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 10kHz – 20MHz		41	60	fs
	Section		f _{REF} = 156.25MHz Square Wave, V _{PP} = 1V, Integration Range: 12kHz – 20MHz		41	60	fs
			f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 1kHz – 40MHz		85	123	fs
			f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 10kHz – 20MHz		61	87	fs
			f _{REF} = 156.25MHz Square Wave, V _{PP} = 0.5V, Integration Range: 12kHz – 20MHz		61	87	fs
+ /+	Output Biss	/ Fall Time	10% to 90%, outputs loaded with 100 Ω		225	400	ps
t _R / t _F	Output Rise	rali ilme	20% to 80%, outputs loaded with 100 Ω		110	260	ps
MUXISOLATION	Mux Isolatio	n ^{Note 7.}	f _{REF} = 100MHz		72.6		dB

^{1.} Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


- 2. Measured from the differential input crossing point to the differential output crossing point
- 3. Input $V_{PP} = 400 \text{mV}$
- 4. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
- 5. This parameter is defined in accordance with JEDEC Standard 65.
- 6. Defined as skew between outputs on different devices operating at the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
- 7. Qx, nQx outputs measured differentially. See MUX Isolation diagram in the Parameter Measurement Information section.



Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.


Measured using a Wenzel Oscillator as the input source.



Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues relating to the limitations of the measurement equipment. The noise floor of the equipment can be higher or lower than the noise floor of the device. Additive phase noise is dependent on both the noise floor of the input source and measurement equipment.


Measured using a Wenzel Oscillator as the input source.




Parameter Measurement Information




1.8V ±5% LVDS Output Load Test Circuit




Differential Input Level



Input Skew



Output Skew





Part-to-Part Skew

Pulse Skew




Parameter Measurement Information, continued







Propagation Delay




MUX Isolation



Output Rise/Fall Time, 20% - 80%



Output Rise/Fall Time, 10% - 90%



Differential Output Voltage Setup

Offset Voltage Setup



Applications Information

Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $V_1 = V_{DD}/2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the V_1 in the center of the input voltage swing. For example, if the input clock swing is 1.8V and $V_{DD} = 1.8V$, R1 and R2 value should be adjusted to set V_1 at 0.9V. The values below are for when both the single ended swing and V_{DD} are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most 50Ω applications, R3 and R4 can be 100Ω . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $V_{\rm IL}$ cannot be less than -0.3V and $V_{\rm IH}$ cannot be more than $V_{\rm DD}$ + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

Outputs:

LVDS Outputs

Unused LVDS outputs must either have a 100Ω differential termination or have a 100Ω pull-up resistor to V_{DD} in order to ensure proper device operation.



1.8V Differential Clock Input Interface

The CLK /nCLK accepts LVDS and other differential signals. The differential input signal must meet both the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2D* show interface examples for the CLK /nCLK input driven by the most common driver types. The input

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. Differential Input Driven by an LVDS Driver - DC Coupling




Figure 2C. Differential Input Driven by an LVDS Driver - AC Coupling




Figure 2B. Differential Input Driven by an LVPECL Driver - AC Coupling




Figure 2D. Differential Input Driven by a CML Driver



LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and $132\Omega.$ The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 3A* can be used with either type of output structure. *Figure 3B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 3A. Standard LVDS Termination




Figure 3B. Optional LVDS Termination



VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8P34S1212I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8P34S1212I is the sum of the core power plus the output power dissipation into the load. The following is the power dissipation for $V_{DD} = 1.8V + 5\% = 1.89V$, which gives worst case results.

The maximum current at 85°C is as follows:

 I_{DD_MAX} = 227mA Power $_{(core)MAX}$ = V_{DD_MAX} * I_{DD_MAX} = 1.89V * 227mA = **429.03mW Total Power** $_{MAX}$ = **429.03mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd total + TA

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.429\text{W} * 33^{\circ}\text{C/W} = 99.16^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. θ_{JA} vs. Air Flow Table for a 40-Lead VFQFN

	θ_{JA} vs. Air Flow (m/s)		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	33.0°C/W	26.3C/W	24.0°C/W



Reliability Information

Table 7. $\theta_{\mbox{\scriptsize JA}}$ vs. Air Flow Table for a 40-Lead VFQFN


	θ_{JA} vs. Air Flow (m/s)		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	33.0°C/W	26.3C/W	24.0°C/W

Transistor Count

The transistor count for the IDT8P34S1212I is: 8438



Package Outline Drawings - Page 1





Package Outline Drawings - Page 2

REV DESCRIPTION DATE APPI 00 INITIAL RELEASE 02/4/16 0. 01 ADD CHAMFER ON EPAD 6/1/16 0.		REVISIONS		
INITIAL RELEASE ADD CHAMFER ON EPAD	REV	NOIL AISOSE	DATE	APPROVED
ADD CHAMFER ON EPAD	8	INITIAL RELEASE	02/4/16	팤
	٩	ADD CHAMFER ON EPAD	6/1/16	ᆿ

		NOTE	4								2		7		2	7
DIMENSION	N	XVW	0.30	6.00 BSC	6.00 BSC	4.75	4.75	09.0	0.50 BSC	0.275 REF.	40	1.00	90.0	0.2 REF	10	
	DIMENSIO	WON	0.25			4.65	4.65	0.40				06.0	0.02			10
		MIN	0.18			4.50	4.50	0.30)	0		0.80	0.00			
SYMBOL		q	O	П	D2	E2		е	~	Z	A	A1	A3	PΝ	Ne	

	8200	6				REV	6	Ę
6024 SILVERCREEK	SAN JOSE CA.95138 PHONF: (408) 284-8200	8) 284-85	UTLINE		ØFN		22	Succ 1
6024 SIL	SAN JOSI	FAX: (40	CKAGE (BODY	1.65 mr		.115–	
	5	L.com	THE NE/NEC 40 PACKAGE OUTLINE	$6.0 \times 6.0 \text{ mm BODY}$	EPAD 4.65 x 4.65 mm QFN	3 No.	PSC-4115-02	SUMMARC STATE TON OR
		www.IDT.com	N/N	6.0	EPAD	DRAWING No.		T COALE
		>	37LL			SIZE	ပ	2
IFED	ANGULAR ±		DATE	02/4/16				
TOLERANCES UNLESS SPECIFIED	¥	XXX± XXXX±	APPROVALS DATE	DRAWN 02.4C 02/4/16	СНЕСКЕВ			
			_	_	_			

PACKAGE

EXCLUDE EMBEDDED APPLIED TO EXPOSED PAD AND TERMINALS. PART OF EXPOSED PAD FROM MEASURING.

APPLIED ONLY FOR TERMINALS.

THIS OUTLINES CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-220, VARIATION VJJC-3 & VJJD-5 WITH THE EXCEPTION OF D2 & E2. . რ

DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M.

TERMINALS IN X-DIRECTION & TERMINALS IN Y-DIRECTION.

Nd IS THE NUMBER OF Ne IS THE NUMBER OF ALL DIMENSIONS ARE IN MILLIMETERS.



Package Outline Drawings - Page 3

REV DESCRIPTION DATE APPROVED			TOLERANCES TOLERANCES TOLERANCES TOLERANCES TOLERANCES TOLERANCE TOLERANCE
	6.80 5.20	RECOMMENDED LAND PATTERN DIMENSION	NOTES: 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB. 3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN. 4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED. 5. LAND PATTERN RECOMMENDATION PER IPC—7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.



Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8P34S1212NLGI	IDT8P34S1212NLGI	"Lead-Free" 40-Lead VFQFN	Tray	-40°C to 85°C
8P34S1212NLGI8	IDT8P34S1212NLGI	"Lead-Free" 40-Lead VFQFN	Tape & Reel	-40°C to 85°C

Revision History

Revision Date	Description
	Updated the description of pins 3, 8, and 9 in Table 1
November 24, 2017	Updated the package drawings; however, no technical changes
	Completed other minor changes
January 20, 2014	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/