

# 4.5-V TO 18-V INPUT VOLTAGE, 3.5-A/3.5-A DUAL SYNCHRONOUS STEP-DOWN CONVERTER WITH I<sup>2</sup>C CONTROLLED VID AND CURRENT SHARING

Check for Samples: TPS65273V

#### **FEATURES**

- 4.5-V to 18-V Wide Input Voltage Range
- I<sup>2</sup>C Controlled 7-Bits VID Programmable
   Output Voltage from 0.68 V to 1.95 V with
   10-mV Steps for Each Buck; Output Voltage
   Can Also be Set By Resistor Divider
- Programmable Slew Rate Control for Output Voltage Transition
- Up to 3.5-A Maximum Continuous Output Current in Buck 1 and Buck 2
- Buck 1 and Buck 2 can be Paralleled to Deliver up to 7-A Current
- I<sup>2</sup>C Compatible Interface With Standard Mode (100 kHz) and Fast Mode (400 kHz)
- I<sup>2</sup>C Read Back Power Good Status and Die Temperature Warning
- Pulse Skipping Mode to Achieve High Efficiency in Light Load
- Adjustable Switching Frequency
   200 kHz 1.6 MHz Set by External Resistor

- Dedicated Enable and Soft-Start for Each Buck
- Peak Current-Mode Control with Simple Compensation Circuit
- Cycle-by-Cycle Over Current Protection
- 180° Out-of-Phase Operation to Reduce Input Capacitance and Power Supply Induced Noise
- Over Temperature Protection
- Available in 32-Pin Thermally Enhanced HTSSOP (DAP) and 36-Pin QFN 6-mm x 6-mm (RHH) Packages

#### **APPLICATIONS**

- DTV
- TCON
- BDVD
- Set Top Boxes
- Tablet PC

## **DESCRIPTION/ORDERING INFORMATION**

The TPS65273V is a monolithic dual synchronous buck regulator with wide 4.5-V to 18-V operating input voltage that can operate in 5-, 9-, 12- or 15-V bus voltages and battery chemistries. The converters are designed to simplify its application while giving the designer the option to optimize their usage according to the target application.

The TPS65273V has external feedback resistors that can be used for setting the initial start up voltage. The feedback voltage reference for this start-up option is 0.6 V. Once the VID DAC is updated via the  $I^2C$ , the buck converter switches feedback resistors from external to internal. The output voltage in each buck can be programmable from 0.68 V to 1.95 V in 10-mV steps with  $I^2C$  Controlled 7-Bits VID.

TPS65273V can also be I<sup>2</sup>C controlled for enabling/disabling output voltage, setting the pulse skipping mode and reading the power good status and die temperature warning.

The switching frequency of the converters can be set from 200 kHz to 1.6 MHz with an external resistor. Two converters have clock signal with 180° out-of-phase.

Two bucks in TPS65273V can be paralleled to deliver up to 10-A load current by floating the MODE pin. Two phase operation in current sharing reduces system filtering capacitance and inductance, alleviates EMI and improves output voltage ripple and noise.

TPS65273V features dedicated enable pin when I<sub>2</sub>C interface is not used. Independent soft-start pin provides flexibility in power up programmability. Constant frequency peak current mode control simplifies the compensation and provides fast transient response. Cycle-by-cycle over current protection and hiccup mode operation limit MOSFET power dissipation in short circuit or over loading fault conditions. Low side reverse over current protection also prevents excessive sinking current from damaging the converter.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TPS65273V also features a light load pulse skipping mode (PSM) that can be controlled by I<sup>2</sup>C or MODE pin configuration. The PSM mode allows a power loss reduction on the input power supplied to the system to achieve high efficiency at light loading.

The TPS65273V is available in a 32-pin thermally enhanced HTSSOP (DAP) package and 36-pin QFN 6-mm x 6-mm (RHH) package.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 95°C	32-pin HTSSOP (DAP)	TPS65273VDAPR	TD065272\/
–40°C to 85°C	36-pin QFN (RHH)	TPS65273VRHHR	TPS65273V

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **TYPICAL APPLICATION**




Figure 1. Dual Mode Operation to Deliver 3.5 A at Buck 1 and 3.5 A at Buck 2

Copyright © 2013-2014, Texas Instruments Incorporated







Figure 2. Current Share Mode Operation to Deliver 7 A




#### **FUNCTIONAL BLOCK DIAGRAM**






#### **PIN OUT**

## DAP PACKAGE (TOP VIEW)









## **TERMINAL FUNCTIONS**

NAME	NO. (HTSSOP)	NO. (QFN)	DESCRIPTION
EN1, EN2	1, 2	32, 33	Enable pin. Adjust the input under-voltage lockout with two resistors.
PGND2	3, 4	34, 35, 36	Power ground of Buck 2, place the input capacitor's ground pin as close as possible to this pin.
PVIN2	5, 6	1, 2	Power input. Input power supply to the power switches of the power converter 2.
ADDR	7	3	I <sup>2</sup> C address configuration pin. Connect this pin to low, high or leave it open to select different I <sup>2</sup> C slave address.
MODE	8	4	Operation mode control pin. Connect this pin to ground to choose forced PWM mode without current sharing; leave the pin open for pulse skipping mode (PSM) operation at light load condition; connect this pin to V7V to choose forced PWM mode and current sharing with paralleling two bucks.
V7V	9	5	Internal low-drop linear regulator (LDO) output to power internal driver and control circuits. Decouple this pin to power ground with a minimum 1-µF ceramic capacitor. Output regulates to typical 6.3 V for optimal conduction on-resistances of internal power MOSFETs. In PCB design, the power ground and analog ground should have one-point common connection at the (-) terminal of V7V bypass capacitor. If VIN is lower than 6.3 V, V7V will be slightly lower than VIN.
VIN	10	6	Power supply of the internal LDO and controllers
PVIN1	11, 12	7, 8	Power input. Input power supply to the power switches of the power converter 1.
PGND1	13, 14	9, 10, 11	Power ground of Buck 1, place the input capacitor's ground pin as close as possible to this pin.
SDA	15	12	I <sup>2</sup> C interface data pin
SCL	16	13	I <sup>2</sup> C interface clock pin
FB1	17	14	Feedback sensing pin for the external feedback resistors in Buck 1. Before I <sup>2</sup> C controlled VID selection is enabled, an external resistor divider connects to this pin to pre-set the output voltage.
VOUT1	18	15	Buck 1 output voltage sensing pin; When I <sup>2</sup> C controlled VID selection is enabled, output voltage can be programmed from 0.68 V to 1.95 V with 10-mV steps. In current sharing application, this pin is the output voltage sensing pin.
BST1	19	16	Add a bootstrap capacitor between BST1 and LX1. The voltage on this capacitor carries the gate drive voltage for the high-side MOSFET.
LX1	20, 21	17, 18, 19	Switching node of Buck 1
SS1	22, 27	20, 25	Soft-start and voltage tracking in Buck 1. An external capacitor connected to this pin sets the internal voltage reference rise time. Since the voltage on this pin overrides the internal reference, it can be used for tracking and sequencing. In current sharing application, this pin serves as the soft-start pin.
COMP1	23	21	Error amplifier output and loop compensation pin for Buck 1. Connect frequency compensation to this pin; In current sharing application, this pin serves as the compensation pin.
ROSC	24	22	Oscillator frequency programmable pin. Connect an external resistor to set the switching frequency. When connected to an external clock, the internal oscillator synchronizes to the external clock.
AGND	25	23	Analog ground of the controllers
COMP2	26	24	Error amplifier output and loop compensation pin for Buck 2. Connect frequency compensation to this pin. In current sharing application, connect this pin to ground.
SS2	27	25	Soft-start and voltage tracking in Buck 2. An external capacitor connected to this pin sets the internal voltage reference rise time. Since the voltage on this pin overrides the internal reference, it can be used for tracking and power sequencing. In current sharing application, connect this pin to ground.
LX2	28, 29	26, 27, 28	Switching nodes

Product Folder Links: TPS65273V



#### **TERMINAL FUNCTIONS (continued)**

NAME	NO. (HTSSOP)	NO. (QFN)	DESCRIPTION
BST2	30	29	Add a bootstrap capacitor between BST2 and LX2. The voltage on this capacitor carries the gate drive voltage for the high-side MOSFET of Buck 2.
VOUT2	31	30	Buck 2 output voltage sensing pin; When I <sup>2</sup> C controlled VID selection is enabled, output voltage can be programmed from 0.68 V to 1.95 V with 10-mV steps. In current sharing application, connect this pin to the ground.
FB2	32	31	Feedback sensing pin for the external feedback resistors in Buck 2. Before I <sup>2</sup> C controlled VID selection is enabled, an external resistor divider connects to this pin to pre-set the output voltage.
Exposed Thermal Pad	33	37	Exposed thermal pad of the package. Connect to the power ground. Always solder thermal pad to the board, and have as many vias as possible on the PCB to enhance power dissipation. There is no electric signal down bonded to the thermal pad inside the IC package.

#### ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range (unless otherwise noted)

	Voltage range at VIN, PVIN1,PVIN2	-0.3 to 20	V
	Voltage range at LX1, LX2 (maximum withstand voltage transient < 20 ns)	-4.5 to 20	V
	Voltage at BST1, BST2, referenced to LX1, LX2 pin	-0.3 to 7	V
	Voltage at V7V, EN1, EN2, VOUT1, VOUT2, MODE	-0.3 to 7	V
	Voltage at SS1, SS2, FB1, FB2, COMP1, COMP2	-0.3 to 3	V
	Voltage at SDA, SCL, ADDR, EN1, EN2, ROSC	-0.3 to 7	
	Voltage at AGND, PGND1, PGND2	-0.3 to 0.3	V
TJ	Operating virtual junction temperature range	-40 to 150	°C
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

#### THERMAL INFORMATION

	TPS6	5273V	
THERMAL METRIC	DAP	RHH	UNITS
	32 PINS	36 PINS	
Junction-to-ambient thermal resistance <sup>(1)</sup>	35	30.8	
Junction-to-case (top) thermal resistance (2)	17.7	18.8	
Junction-to-board thermal resistance (3)	19	6	00044
Junction-to-top characterization parameter <sup>(4)</sup>	0.5	0.2	°C/W
Junction-to-board characterization parameter (5)	18.9	6	
Junction-to-case (bottom) thermal resistance (6)	1.3	0.7	
	Junction-to-ambient thermal resistance (1)  Junction-to-case (top) thermal resistance (2)  Junction-to-board thermal resistance (3)  Junction-to-top characterization parameter (4)  Junction-to-board characterization parameter (5)	THERMAL METRIC           DAP           32 PINS           Junction-to-ambient thermal resistance <sup>(1)</sup> 35           Junction-to-case (top) thermal resistance <sup>(2)</sup> 17.7           Junction-to-board thermal resistance <sup>(3)</sup> 19           Junction-to-top characterization parameter <sup>(4)</sup> 0.5           Junction-to-board characterization parameter <sup>(5)</sup> 18.9	32 PINS36 PINSJunction-to-ambient thermal resistance (1)3530.8Junction-to-case (top) thermal resistance (2)17.718.8Junction-to-board thermal resistance (3)196Junction-to-top characterization parameter (4)0.50.2Junction-to-board characterization parameter (5)18.96

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VIN	Input operating voltage	4.5		18	V
T <sub>A</sub>	Ambient temperature	-40		85	°C

# **ELECTROSTATIC DISCHARGE (ESD) PROTECTION**

	MIN	MAX	UNIT
Human body model (HBM)	2000		V
Charge device model (CDM)	500		V
Machine model (MM)	200		V

#### **ELECTRICAL CHARACTERISTICS**

 $T_1 = 25$ °C,  $V_{IN} = 12$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPL	Υ		*		*	
V <sub>IN</sub>	Input Voltage range	VIN1 and VIN2	4.5		18	V
IDD <sub>SDN</sub>	Shutdown supply current	EN1 = EN2 = low		10		μA
IDD <sub>Q_NSW</sub>	Switching quiescent current with no load at DCDC output	EN1 = EN2 = 3.3 V Without bucks switching		1.2		mA
IDD <sub>Q_SW</sub>	Switching quiescent current with no load at DCDC output, Buck switching	EN1 = EN2 = 3.3 V With bucks switching		10		mA
		Rising V <sub>IN</sub>		4.25	4.50	
UVLO	V <sub>IN</sub> under voltage lockout	Falling V <sub>IN</sub>	3.5	3.75		V
		Hysteresis		0.5		
V <sub>7V</sub>	6.3 V LDO	V <sub>TV</sub> load current = 0 A, V <sub>IN</sub> = 12 V	6.10	6.3	6.5	V
I <sub>OCP_V7V</sub>	Current limit of V7V LDO			200		mA
ENABLE		-			•	
V <sub>ENR</sub>	Enable threshold			1.21	1.26	V
$V_{ENF}$	Enable threshold		1.10	1.17		V
I <sub>ENR</sub>	Enable Input current	EN = 1 V		3		μΑ
I <sub>ENF</sub>	Enable hysteresis current	EN = 1.5 V		3		μΑ
OSCILLATOR		•	•		·	
_	Constability for accounts		200		1600	kHz
F <sub>SW</sub>	Switching frequency	$R_{OSC} = 100 \text{ k}\Omega (1\%)$	340	400	460	KHZ
T <sub>SYNC_w</sub>	Clock sync minimum pulse width			20		ns
V <sub>SYNC_HI</sub>	Clock sync high threshold				2	V
V <sub>SYNC_LO</sub>	Clock sync low threshold		0.8			V
V <sub>SYNC_D</sub>	Clock falling edge to LX rising edge delay			66		ns
F <sub>SYNC</sub>	Clock sync frequency range		200		1600	kHz



$T_J = 25^{\circ}C, V_{IN}$	= 12 V (unless otherwise noted)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BUCK 1, BUCK	C 2 CONVERTERS					
V <sub>ref(min)</sub>	Voltage reference	0 A < I <sub>OUT1,2</sub> < 3.5 A	0.594	0.6	0.606	V
V <sub>OUT1,2</sub>	Output voltage step size (VID 0x00 – 0x7F)		8	10	12	mV
V <sub>LINEREG3</sub>	Line regulation-DC	I <sub>OUT</sub> = 2 A		0.5		%/V
V <sub>LOADREG3</sub>	Load regulation-DC	I <sub>OUT</sub> = (10-90%) x I <sub>OUT_max</sub>		0.5		%/A
G <sub>m_EA3</sub>	Error amplifier trans-conductance	-2 μA < I <sub>COMP</sub> < 2 μA		1350		μs
G <sub>m_SRC3</sub>	COMP voltage to inductor current Gm	I <sub>LX</sub> = 0.5 A		10		A/V
I <sub>SSx</sub>	Soft-start pin charging current	SS1, SS2		6		μA
I <sub>LIMIT1</sub>	Buck 1 peak inductor current limit			5		Α
I <sub>LIMIT2</sub>	Buck 2 peak inductor current limit			5		Α
I <sub>LIMITLSx</sub>	Low side sinking current limit			-2.6		Α
R <sub>dsonx_HS</sub>	On resistance of high side FET	V7V = 6.3 V		31		mΩ
R <sub>dsonx_LS</sub>	On resistance of low side FET	V <sub>IN</sub> = 12 V		23		mΩ
T <sub>minon</sub>	Minimum on time	IIV		94	145	ns
V <sub>bootUV</sub>	Boot-LX UVLO			2.1	3	V
T <sub>hiccupwait</sub>	Hiccup wait time			512		cycles
T <sub>hiccup_re</sub>	Hiccup time before re-start			16384		cycles
_	K FAULT STATUS			10004		Cycles
TO KEAD BAC	KTAOLI STATOS	Feedback lower voltage rising (with respect to 0.6 V)		94		
		Feedback lower voltage falling (with respect to 0.6 V)		92.5		%
$V_{PGOOD}$	PGOOD trip levels	Feedback upper voltage rising (with respect to 0.6 V)		107.5		
		Feedback upper voltage falling (with respect to 0.6 V)		105.5		
T <sub>warn</sub>	Temperature warning threshold			125		°C
THERMAL SHU		1	I.			
T <sub>TRIP</sub>	Thermal protection trip point	Rising temperature		160		°C
T <sub>HYST</sub>	Thermal protection hysteresis	3 1		20		°C
I <sup>2</sup> C INTERFAC	<u> </u>		<u> </u>			
10 1111 2111 710	Address	0x60H if ADDR = 0; 0x61H if ADDR = high; 0x62H if ADDR = open				
V <sub>IH</sub> SDA, SCL	Input high voltage				1.3	V
V <sub>IL</sub> SDA, SCL	Input low voltage		0.4			V
l <sub>l</sub>	Input current	SDA, SCL, $V_1 = 0.4 \text{ V to } 4.5 \text{ V}$	-10		10	μΑ
V <sub>OL</sub> SDA	SDA output low voltage	SDA open drain, I <sub>OL</sub> = 4 mA			0.4	V
f <sub>(SCL)</sub>	Maximum SCL clock frequency		400			kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition		1.3			μs
t <sub>HD_STA</sub>	Hold time (Repeated) START condition		0.6			μs
t <sub>SU_STO</sub>	Setup time for STOP condition		0.6			μs
t <sub>LOW</sub>	LOW period of the SCL clock		1.3			μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6			μs
t <sub>SU_STA</sub>	Setup time for a repeated START condition		0.6			μs
		•				

Copyright © 2013–2014, Texas Instruments Incorporated



 $T_J = 25$ °C,  $V_{IN} = 12$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SU_DAT</sub>	Data setup time		0.1			μs
t <sub>HD_DAT</sub>	Data hold time		0		0.9	μs
t <sub>RCL</sub>	Rise time of SCL signal	Capacitance of one bus line (pF)	20 + 0.1C <sub>B</sub>		300	ns
t <sub>RCL1</sub>	Rise time of SCL signal after a repeated START condition and after an acknowledge BIT	Capacitance of one bus line (pF)	20 + 0.1C <sub>B</sub>		300	ns
t <sub>FCL</sub>	Fall time of SCL sgnal	Capacitance of one bus line (pF)	20 + 0.1C <sub>B</sub>		300	ns
t <sub>RDA</sub>	Rise time of SDA signal	Capacitance of one bus line (pF)	20 + 0.1C <sub>B</sub>		300	ns
t <sub>FDA</sub>	Fall time of SDA signal	Capacitance of one bus line( pF)	20 + 0.1C <sub>B</sub>		300	ns
СВ	Capacitance of one bus line (SCL and SDA)				400	pF



#### TYPICAL CHARACTERISTICS




Figure 3. 0.8-V Efficiency  $V_{IN} = 12 \text{ V}, V_{OUT} = 0.8 \text{ V}$ 





Figure 5. 1.8-V Efficiency V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 1.8 V



100  $V_{OUT} = 0.8V$ 90 80 70 60 50 40 30 20 Forced PWM 10 Auto PWM-PSM 0 0.0 0.1 0.2 0.3 0.4 0.5 Output Current (A)

Figure 4. 0.8-V Efficiency, Light Load V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 0.8 V




Figure 6. 1.8-V Efficiency, Light Load V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 1.8 V





Figure 8. 3.3-V Efficiency, Light Load  $V_{\text{IN}}$  = 12 V,  $V_{\text{OUT}}$  = 3.3 V










Figure 15. 0.8-V Line Regulation  $V_{OUT} = 0.8 \text{ V}$ 




Figure 17. 3.3-V Line Regulation V<sub>OUT</sub> = 3.3 V




Figure 19. Output Ripple at 0 A, Forced PWM




Figure 16. 1.8-V Line Regulation V<sub>OUT</sub> = 1.8 V




Figure 18. 5-V Line Regulation V<sub>OUT</sub> = 5 V



Figure 20. Output Ripple at 3.5 A, Forced PWM






Figure 21. Output Ripple, Buck1 at 0.05 A, Buck 2 at 0.2 A Auto PSM-PWM Mode




Figure 22. Startup With Enable



Figure 23. Shutdown With Enable




Figure 24. Load Transient, Buck 1 2.5 A - 4.5 A, Buck 2 0.5 A - 2.5 A




Figure 25. Load Transient, Buck 1 (0.5 A - 2.5 A)



Figure 26. Load Transient, Buck 2 (0.5 A - 2.5 A)






Figure 27. Over Current Protection Buck 1




Figure 29. Over Current Protection, Buck 2




Figure 31. Voltage Change With  $I^2C$  Control Buck 1, 0.68 V - 1.95 V, SR = 10 mV/16 Tsw, Buck 2, 1.95 V - 0.68 V, SR = 10 mV/128 Tsw




Figure 28. Hiccup Recover, Buck 1




Figure 30. Hiccup Recover, Buck 2




Figure 32. Synchronization at 500 kHz






Figure 33. Current Share Mode Startup



Figure 35. Steady State of Current Share Mode Operation  $(I_0 = 7 A)$ 




Figure 37. Load Transient, Current Share Mode Operation (I<sub>O</sub> = 2 A - 7 A)




Figure 34. Steady State of Current Share Mode Operation (I<sub>O</sub> = 0 A)





Figure 36. Output Ripple, Current Share Mode Operation  $(I_0 = 7 A)$ 



Figure 38. Hiccup Recover, Current Share Mode





Output Current (A) Figure 39. Current Share Mode, 5-V Efficiency




Figure 40. Current Share Mode, 5-V Load Regulation



#### **OVERVIEW**

TPS65273V is a dual 3.5-A/3.5-A output current, synchronous step-down (buck) converter with integrated n-channel MOSFETs. A wide 4.5-V to 18-V input supply range to buck encompasses most intermediate bus voltages operating off 9-V, 12-V or 15-V power bus.

TPS65273V is equipped with I<sup>2</sup>C compatible bus for sophisticated control and communication with SoC. With I<sup>2</sup>C interface, SoC can enable or disable the power converters, set output voltage and read status registers. The buck regulator has external feedback resistors that can be used for setting the initial start up voltage. The feedback voltage reference for this start-up option is 0.6V. Once the voltage identification VID DAC is updated via the I<sup>2</sup>C, output voltage of each channel can be independently programmed with 7 bits VID from 0.68 V to 1.95 V in 10-mV steps. Output voltage transitions begin once the I<sup>2</sup>C interface receives the command for GO bit in command registers. In light loading condition, low pulse skipping mode can be I<sup>2</sup>C controlled or selected with MODE pin configuration.

TPS65273V implements a constant frequency, peak current mode control which simplifies external frequency compensation. The wide switching frequency of 200 kHz to 1600 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency can be adjusted with an external resistor to ground on the ROSC pin. The TPS65273V also has an internal phase lock loop (PLL) controlled by the ROSC pin that can be used to synchronize the switching cycle to the falling edge of an external system clock. 180° out-of-phase operation between two channels reduces input filter and power supply induced noise.

TPS65273V has been designed for safe monotonic startup into pre-biased loads. The default start up is when VIN is typically 4.5 V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) with two external resistors. In addition, the EN pin can be floating for automatically starting up the TPS65273V with the internal pull up current.

The integrated MOSFETs of each channel allow for high efficiency power supply designs with continuous output currents up to 3.5 A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

The TPS65273V reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and LX pins. The boot capacitor voltage is monitored by a BOOT to LX UVLO (BOOT-LX UVLO) circuit allowing LX pin to be pulled low to recharge the boot capacitor. The TPS65273V can operate at 100% duty cycle as long as the boot capacitor voltage is higher than the preset BOOT-LX UVLO threshold which is typically 2.1 V.

The TPS65273V has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through internal feedback voltage. I<sup>2</sup>C can read the power good status with commanding register.

The SS (soft start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be coupled to the pin for soft start or critical power supply sequencing requirements.

The TPS65273V is protected from output overvoltage, overload and thermal fault conditions. The TPS65273V minimizes excessive output overvoltage transients by taking advantage of the power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the internal feedback voltage is lower than 108% of the 0.6-V reference voltage. The TPS65273V implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections which help control the inductor current and avoid current runaway. If the over current condition has lasted for more than the hiccup wait time, the TPS65273V will shut down and re-start after the hiccup time. The TPS65273V also shuts down if the junction temperature is higher than thermal shutdown trip point. When the junction temperature drops 20°C typically below the thermal shutdown trip point, the built-in thermal shutdown hiccup timer is triggered. The TPS65273V will be restarted under control of the soft start circuit automatically after the thermal shutdown hiccup time is over.

Furthermore, if the over-current condition has lasted for more than the hiccup wait time which is programmed for 512 switching cycles, the TPS65273V will shut down itself and re-start after the hiccup time which is set for 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe over-current conditions.

The TPS65273V operates at any load conditions unless the COMP pin voltage drops below the COMP pin start switching threshold which is typically 0.25 V.

20

Product Folder Links: TPS65273V

www.ti.com

When PSM mode operation is enabled, the TPS65273V monitors the peak switch current of the high-side MOSFET. Once the peak switch current is lower than typically 1 A, the device stops switching to boost the efficiency until the peak switch current is higher than typically 1 A again.



#### **DETAILED DESCRIPTION**

#### **Adjusting the Output Voltage**

The output voltage is set with a resistor divider from the output node (VOUT) to the FB pin. It is recommended to use 1% tolerance or better divider resistors.




Figure 41. Voltage Divider Circuit

$$R2 = R1 \cdot \left(\frac{0.6V}{V_{OUT} - 0.6V}\right) \tag{1}$$

Start with a 40.2- $k\Omega$  for R1 and use Equation 1 to calculate R2. To improve efficiency at light loads consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable.

Output voltage can also be changed by I<sup>2</sup>C controlled VID in a 7-bit register.

The minimum output voltage and maximum output voltage can be limited by the minimum on time of the highside MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. More discussions are located in Minimum Output Voltage and Bootstrap Voltage (BOOT) and Low Dropout Operation.

#### **Enable and Adjusting Under-Voltage Lockout**

The EN pin provides electrical on/off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low Iq state.

The EN pin has an internal pull-up current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 500mV.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN, in split rail applications, then the EN pin can be configured as shown in Figure 42.

When using the external UVLO function it is recommended to set the hysteresis to be greater than 500 mV.

The EN pin has a small pull-up current  $I_P$  which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function since it increases by Ih once the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using Equation 2 and Equation 3.






Figure 42. Adjustable VIN Under-Voltage Lockout

$$R_{1} = \frac{V_{START}(\frac{V_{ENFALLING}}{V_{ENRISING}}) - V_{STOP}}{I_{p}(1 - \frac{V_{ENFALLING}}{V_{ENRISING}}) + I_{h}}$$

$$R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{1}(I_{h} + I_{p})}$$
(2)

## **Adjustable Switching Frequency and Synchronization**

Where  $I_h = 3 \mu A$ ,  $I_P = 3 \mu A$ ,  $V_{ENRISING} = 1.21 \text{ V}$ ,  $V_{ENFALLING} = 1.17 \text{ V}$ .

Adjustable Switching Frequency and Synchronization mode overrides the resistor mode. The device is able to detect the proper mode automatically and switch from synchronization mode to resistor mode.

#### Adjustable Switching Frequency (Resistor Mode)

To determine the ROSC resistance for a given switching frequency, use Equation 4 or the curve in Figure 43. To reduce the solution size one would set the switching frequency as high as possible, but tradeoffs of the supply efficiency and minimum controllable on time should be considered.




Figure 43. ROSC vs Switching Frequency



$$R_{osc}(k\Omega) = 45580 \cdot f_{sw}^{-1.019}(kHz)$$
 (4)

## **Synchronization**

An internal phase locked loop (PLL) has been implemented to allow synchronization between 200 kHz and 1600 kHz, and to easily switch from Resistor mode to Synchronization mode.

To implement the synchronization feature, connect a square wave clock signal to the ROSC pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2 V. The start of the switching cycle is synchronized to the falling edge of ROSC pin.

In applications where both Resistor mode and Synchronization mode are needed, the device can be configured as shown in Figure 44. Before the external clock is present, the device works in Resistor mode and the switching frequency is set by ROSC resistor. When the external clock is present, the Synchronization mode overrides the Resistor mode. The first time the ROSC pin is pulled above the ROSC high threshold (2 V), the device switches from the Resistor mode to the Synchronization mode and the ROSC pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from the Synchronization mode back to the Resistor mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by ROSC resistor.




Figure 44. Resistor Mode and Synchronization Mode

#### **Soft Start Time**

The start-up of buck output is controlled by the voltage on the respective SS pin. When the voltage on the SS pin is less than the internal 0.6-V reference, the TPS65273V regulates the internal feedback voltage to the voltage on the SS pin instead of 0.6 V. The SS pin can be used to program an external soft-start function or to allow output of buck to track another supply during start-up. The device has an internal pull-up current source of  $6\mu$  that charges an external soft-start capacitor to provide a linear ramping voltage at SS pin. The TPS65273V regulates the internal feedback voltage according to the voltage on the SS pin, allowing VOUT to rise smoothly from 0 V to its final regulated voltage. The total soft-start time will be calculated approximately:

$$Tss(ms) = Css(nF) \cdot \left(\frac{0.6 \cdot V}{6 \cdot \mu A}\right)$$
 (5)

#### VID Control

When I<sup>2</sup>C is not in function, the output voltage of TPS65273V is solely set by an external resistor divider. If system wants to control the output voltage, VID (voltage identification) DAC can be controlled via I<sup>2</sup>C interface to the Output Voltage Selection register of 0x00H (Buck 1) and 0x1H (Buck 2). Output voltage is required to be preset by the external resistor divider. When VID DAC is selected via I<sup>2</sup>C interface and the "GO" bit in command register is set, the output voltage is set with the internal voltage divider over the external voltage divider.

## **Out-of-Phase Operation**

In order to reduce input ripple current, Buck 1 and Buck 2 operate 180° out-of-phase. This enables the system having less input ripple, then to lower component cost, save board space and reduce EMI.



#### **Output Overvoltage Protection (OVP)**

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the FB pin voltage to the OVP threshold. If the FB pin voltage is greater than the OVP threshold the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

## **Bootsrap Voltage (BOOT) and Low Dropout Operation**

The device has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and LX pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than VIN and BOOT-LX voltage is below regulation. The value of this ceramic capacitor should be 0.1 µF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage.

To improve drop out, the device is designed to operate at 100% duty cycle as long as the BOOT to LX pin voltage is greater than the BOOT-LX UVLO threshold which is typically 2.1 V. When the voltage between BOOT and LX drops below the BOOT-LX UVLO threshold the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split input voltage rails.

100% duty cycle operation can be achieved as long as (VIN - PVIN) > 4 V.

#### **Over Current Protection**

The device is protected from over current conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

#### **High-Side MOSFET Over Current Protection**

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle by cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference the high-side switch is turned off.

#### **Low-Side MOSFET Over Current Protection**

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 512 switching cycles, the device will shut down itself and restart after the hiccup time of 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.



#### **Current Sharing Operation**

As TPS65273V utilizes peak current mode control method, the two bucks converter can be paralleled together to provide large current. Paralleling two buck provides some advantages over single buck operation, such as smaller input and output ripple and faster response in load transient. To tie the MODE pin to High set the converters to work in current sharing mode. Once in current mode, signal pins in Buck 2 are not active, e.g. VOUT2, FB2, COMP2, SS2, these pins will be neglected, tie them to GND is recommended. In current mode, I<sup>2</sup>C is still active. However, PSM mode operation is not supported in current sharing mode.

#### Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. Once the junction temperature drops below 140°C typically, the internal thermal hiccup timer will start to count. The device reinitiates the power up sequence after the built-in thermal shutdown hiccup time (16384 cycles) is over.



#### APPLICATION INFORMATION

#### **Output Inductor Selection**

To calculate the value of the output inductor, use Equation 18. LIR is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, LIR is normally from 0.1 to 0.3 for the majority of applications.

$$L = \frac{V_{inmax} - V_{out}}{I_{o} \cdot LIR} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}}$$
(6)

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 8 and Equation 9.

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}}$$

$$I_{Lrms} = \sqrt{I_O^2 + \frac{(V_{out} \cdot (V_{inmax} - V_{out}))^2}{V_{inmax} \cdot L \cdot fsw}}$$
(8)

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2}$$
 (9)

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### **Output Capacitor Selection**

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator cannot. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 10 shows the minimum output capacitance necessary to accomplish this.

$$C_{o} = \frac{2 \cdot \Delta I_{out}}{f_{sw} \cdot \Delta V_{out}}$$
(10)

Where  $\Delta I_{OUT}$  is the change in output current,  $f_{SW}$  is the regulators switching frequency and  $\Delta V_{OUT}$  is the allowable change in the output voltage. For this example, the transient load response is specified as a 5% change in  $V_{OUT}$  for a load step of 3 A. For this example,  $\Delta I_{OUT} = 3$  A and  $\Delta V_{OUT} = 0.05$  x 3.3 = 0.165 V. Using these numbers gives a minimum capacitance of 75.8 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.



Equation 11 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{SW}$  is the switching frequency,  $V_{oripple}$  is the maximum allowable output voltage ripple, and  $I_{oripple}$  is the inductor ripple current.

$$C_{o} > \frac{1}{8 \cdot f_{sw}} \cdot \frac{1}{\frac{V_{oripple}}{I_{oripple}}}$$

$$(11)$$

Equation 12 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification.

$$R_{esr} < \frac{V_{oripple}}{I_{oripple}}$$
 (12)

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. Equation 13 can be used to calculate the RMS ripple current the output capacitor needs to support.

$$I_{corms} = \frac{V_{out} \cdot (V_{inmax} - V_{out})}{\sqrt{12} \cdot V_{inmax} \cdot L \cdot f_{sw}}$$
(13)

## **Input Capacitor Selection**

The TPS65273V requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10-μF of effective capacitance on the PVIN input voltage pins. In some applications additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS65273V. The input ripple current can be calculated using Equation 14.

$$I_{inrms} = I_{out} \cdot \sqrt{\frac{V_{out}}{V_{inmin}} \cdot \frac{\left(V_{inmin} - V_{out}\right)}{V_{inmin}}}$$
(14)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. TPS65273V may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 15.

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \cdot 0.25}{C_{\text{in}} \cdot f_{\text{sw}}}$$
(15)



#### **Loop Compensation**

Integrated buck DC/DC converter in TPS65273V incorporates a peak current mode control scheme. The error amplifier is a transconductance amplifier with a gain of 1350 µA/V. A typical type II compensation circuit adequately delivers a phase margin between 60° and 90°. Cb adds a high frequency pole to attenuate high frequency noise when needed. To calculate the external compensation components, follow the following steps.

- 1. Select switching frequency f<sub>sw</sub> that is appropriate for application depending on L and C sizes, output ripple, EMI, and etc. Switching frequency between 500 kHz to 1 MHz gives best trade off between performance and cost. To optimize efficiency, lower switching frequency is desired.
- 2. Set up cross over frequency, f<sub>c</sub>, which is typically between 1/5 and 1/20 of f<sub>sw</sub>.
- 3. R<sub>C</sub> can be determined by:

$$R_C = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_M \cdot Vref \cdot gm_{ps}}$$

Where is the error amplifier gain (1350  $\mu$ A/V) is the power stage voltage to current conversion gain (10 A/V).

4. Calculate C<sub>C</sub> by placing a compensation zero at or before the dominant pole:

$$(fp = \frac{1}{C_O \cdot R_L \cdot 2\pi}) \cdot s \tag{16}$$

$$C_{C} = \frac{R_{L} \cdot Co}{R_{C}} \tag{17}$$

5. Optional C<sub>b</sub> can be used to cancel the zero from the ESR associated with C<sub>O</sub>.

$$C_{b} = \frac{R_{ESR} \cdot Co}{R_{C}} \tag{18}$$




Figure 45. DC/DC Loop Compensation



#### **Serial Interface Description**

I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The TPS65273V device works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C-Bus Specification: standard mode (100 kbps), and fast mode (400 kbps). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as supply voltage remains above 4.5 V (typical).

The data transfer protocol for standard and fast modes is exactly the same, therefore, they are referred to as F/S-mode in this document. The TPS65273V device supports 7-bit addressing; 10-bit addressing and general call address are not supported.

The TPS65273V device has a 7-bit address with the 2 LSB bits set by ADDR pin. Connecting ADDR to ground set the address 0x60H, connecting to high set the address 0x61H, leaving this pin open set the address 0x62H.

Table 1. I<sup>2</sup>C Address Selection

ADDR PIN	I <sup>2</sup> C ADDRESS
Connect to Ground	0x60H
Open	0x61H
Connect to High	0x62H




Figure 46. I<sup>2</sup>C Interface Timing Diagram



## TPS65273V I<sup>2</sup>C Update Sequence

The TPS65273V requires a start condition, a valid I<sup>2</sup>C address, a register address byte, and a data byte for a single update. After the receipt of each byte, TPS65273V device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the TPS65273V. TPS65273V performs an update on the falling edge of the LSB byte.

When the TPS65273V is in hardware shutdown (EN1 and EN2 pin tied to ground) the device can not be updated via the I<sup>2</sup>C interface. Conversely, the I<sup>2</sup>C interface is fully functional during software shutdown (EN1 and EN2 bit = 0).




Figure 48. I<sup>2</sup>C Read Data Format

A: Acknowledge

N: Not Acknowledge

S: Start System Host

P: Stop

Chip Sr: Repeated Start

#### **Register Description**

Register descriptions are shown in the below tables. In Current sharing mode, only register VOUT1\_SEL, VOUT1\_COM and SYS\_STATUS are valid. Registers VOUT2\_SEL and VOUT2\_COM are not used.

**Table 2. Register Addresses** 

NAME	BITS	ADDRESS
Vout1_SEL	8	0x00H
Vout2_SEL	8	0x01H
Vout1_COM	8	0x02H
Vout2_COM	8	0x03H
Sys_STATUS	8	0x04H

Product Folder Links: TPS65273V



# Table 3. Vout1 Voltage Selection Register

	NUMBER OF BITS	ACCESS	NAME	DEFAULT VALUE	DESCRIPTION
Vout1_SEL	7				10-mV step, from 0.68 V to 1.95 V
address: 0x00H	Bit 7	R/W	Vout1_Bit7	0	Go bit, must set "1" to enable I <sup>2</sup> C voltage control
	Bit 6	R/W	Vout1_Bit6	0	
	Bit 5	R/W	Vout1_Bit5	0	
	Bit 4	R/W	Vout1_Bit4	0	
	Bit 3	R/W	Vout1_Bit3	0	0x00H: 0.68V; 0x7FH: 1.95V
	Bit 2	R/W	Vout1_Bit2	0	
	Bit 1	R/W	Vout1_Bit1	0	
	Bit 0	R/W	Vout1_Bit0	0	

# Table 4. Vout2 Voltage Selection Register

	NUMBER OF BITS	ACCESS	NAME	DEFAULT VALUE	DESCRIPTION
Vout2_SEL 7					10-mV step, from 0.68 V to 1.95 V
address: 0x01H	ddress: 0x01H Bit 7		Vout2_Bit7	0	Go bit, must set "1" to enable I <sup>2</sup> C voltage control
	Bit 6	R/W	Vout2_Bit6	0	
	Bit 5	R/W	Vout2_Bit5	0	
	Bit 4	R/W	Vout2_Bit4	0	
	Bit 3	R/W	Vout2_Bit3	0	0x00H: 0.68V; 0x7FH: 1.95V
	Bit 2	R/W	Vout2_Bit2	0	
	Bit 1	R/W	Vout2_Bit1	0	
	Bit 0	R/W	Vout2_Bit0	0	

# Table 5. Vout1 Command Register

	NUMBER OF BITS	ACCESS	NAME	DEFAULT VALUE	DESCRIPTION
Vout1_COM	8				
address: 0x02H	Bit 7				Reserved
	Bit 6	R/W	Slew Rate 3	0	Vout slew rate control.
	Bit 5	R/W	Slew Rate 2	0	000: 10 mV/cycle; 001: 10 mV/2 cycles;
	Bit 4	R/W	Slew Rate 1	0	010: 10 mV/4 cycles; 011: 10 mV/8 cycles; 100: 10 mV/16cycles; 101: 10 mV/32cycles; 110: 10 mV/64cycles; 111: 10 mV/128 cycles
	Bit 3				Reserved
	Bit 2	R/W	PSM Mode	0	00: select by MODE pin;
	Bit 1	R/W	PSM Mode	0	01: forced PWM mode; 10: auto PSM-PWM mode; 11: reserved
	Bit 0	R/W	Disable1	0	0: output enabled; 1: output disabled



# **Table 6. Vout2 Command Register**

	NUMBER OF BITS	ACCESS	NAME	DEFAULT VALUE	DESCRIPTION
Vout2_COM	8				
ddress: 0x03H	Bit 7				Reserved
	Bit 6	R/W	Slew Rate 3	0	Vout slew rate control.
	Bit 5	R/W	Slew Rate 2	0	000: 10 mV/cycle; 001: 10 mV/2 cycles;
	Bit 4	R/W	Slew Rate 1	0	010: 10 mV/4 cycles; 011: 10 mV/8 cycles; 100: 10 mV/16cycles; 101: 10 mV/32cycles; 110: 10 mV/64cycles; 111: 10 mV/128 cycles
	Bit 3				Reserved
	Bit 2	R/W	PSM Mode	0	00: select by MODE pin;
	Bit 1	R/W	PSM Mode	0	01: forced PWM mode; 10: auto PSM-PWM mode; 11: reserved
	Bit 0	R/W	Disable2	0	0: output enabled; 1: output disabled

# Table 7. System Status Register

	NUMBER OF BITS	ACCESS	NAME	DEFAULT VALUE	DESCRIPTION
SYS_STATUS	8				
address: 0x04H	Bit 7				Reserved
	Bit 6				Reserved
	Bit 5				Reserved
	Bit 4				Reserved
	Bit 3				Reserved
	Bit 2	t 2 R Temperature Warn 125°C)		0	1: Die temperature over 125°C; 0: Die temperature below 125°C
	Bit 1	R	PGOOD2	0	1: Vout2 in power good regulation range; 0: Vout2 not in power good regulation range
	Bit 0	R	PGOOD 1	0	1: Vout1 in power good regulation range; 0: Vout1 not in power good regulation range

Product Folder Links: TPS65273V



# Table 8. Vout1 and Vout2 Output Voltage Setting

VOUT_SEL <7:0>	OUTPUT VOLTAGE (V)						
0	0.68	20	1	40	1.32	60	1.64
1	0.69	21	1.01	41	1.33	61	1.65
2	0.7	22	1.02	42	1.34	62	1.66
3	0.71	23	1.03	43	1.35	63	1.67
4	0.72	24	1.04	44	1.36	64	1.68
5	0.73	25	1.05	45	1.37	65	1.69
6	0.74	26	1.06	46	1.38	66	1.7
7	0.75	27	1.07	47	1.39	67	1.71
8	0.76	28	1.08	48	1.4	68	1.72
9	0.77	29	1.09	49	1.41	69	1.73
Α	0.78	2A	1.1	4A	1.42	6A	1.74
В	0.79	2B	1.11	4B	1.43	6B	1.75
С	0.8	2C	1.12	4C	1.44	6C	1.76
D	0.81	2D	1.13	4D	1.45	6D	1.77
Е	0.82	2E	1.14	4E	1.46	6E	1.78
F	0.83	2F	1.15	4F	1.47	6F	1.79
10	0.84	30	1.16	50	1.48	70	1.8
11	0.85	31	1.17	51	1.49	71	1.81
12	0.86	32	1.18	52	1.5	72	1.82
13	0.87	33	1.19	53	1.51	73	1.83
14	0.88	34	1.2	54	1.52	74	1.84
15	0.89	35	1.21	55	1.53	75	1.85
16	0.9	36	1.22	56	1.54	76	1.86
17	0.91	37	1.23	57	1.55	77	1.87
18	0.92	38	1.24	58	1.56	78	1.88
19	0.93	39	1.25	59	1.57	79	1.89
1A	0.94	3A	1.26	5A	1.58	7A	1.9
1B	0.95	3B	1.27	5B	1.59	7B	1.91
1C	0.96	3C	1.28	5C	1.6	7C	1.92
1D	0.97	3D	1.29	5D	1.61	7D	1.93
1E	0.98	3E	1.3	5E	1.62	7E	1.94
1F	0.99	3F	1.31	5F	1.63	7F	1.95



#### **PCB Layout Guideline**

TPS65273V can be layout on 2-layer PCB illustrated below.

Layout is a critical portion of good power supply design. See Figure 49 for a PCB layout example. The top layer contains the main power traces for VIN, VOUT, and VLX. Also on the top layer are connections for the remaining pins of the TPS65273V and a large top side area filled with ground. The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS65273V device to provide a thermal path from the exposed thermal pad land to ground. The bottom layer acts as ground plane connecting analog ground and power ground.

The GND pin should be tied directly to the power pad under the IC and the power pad. For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.

The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.

Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The additional external components can be placed approximately as shown.




Figure 49. TPS65273V Layout on 2-layer PCB



## **REVISION HISTORY**

CI	Changes from Original (February 2013) to Revision A						
•	Changed FUNCTIONAL BLOCK DIAGRAM	5					
•	Changed ABSOLUTE MAXIMUM RATINGS table	9					



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS65273VDAPR	ACTIVE	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS65273V	Samples
TPS65273VRHHR	ACTIVE	VQFN	RHH	36	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 65273V	Samples
TPS65273VRHHT	ACTIVE	VQFN	RHH	36	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 65273V	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

6-Feb-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65273VDAPR	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1
TPS65273VRHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65273VRHHT	VQFN	RHH	36	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 15-Feb-2019




\*All dimensions are nominal

1	7 til dilliononono di o momina								
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	TPS65273VDAPR	HTSSOP	DAP	32	2000	350.0	350.0	43.0	
	TPS65273VRHHR	VQFN	RHH	36	2500	367.0	367.0	38.0	
	TPS65273VRHHT	VQFN	RHH	36	250	210.0	185.0	35.0	

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DAP (R-PDSO-G32)PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Falls within JEDEC MO-153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.



# DAP (R-PDSO-G32)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated