

#### SLLS353H-JUNE 1999-REVISED SEPTEMBER 2008

## 3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

#### FEATURES

- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Always-Active Noninverting Receiver Output (ROUT2B)
- Low Standby Current ... 1 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Inter-Operable With SN65C3238, SN75C3238
- Supports Operation From 250 kbit/s to 1 Mbit/s
- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

#### APPLICATIONS

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

### **DESCRIPTION/ORDERING INFORMATION**

The SN65C3243 and SN75C3243 consist of three line drivers, five line receivers, and a dual charge-pump circuit with  $\pm$ 15-kV ESD protection pin to pin (serial-port connection pins, including GND). This device provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, this device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 1 Mbit/s and an increased slew-rate range of 24 V/µs to 150 V/µs.

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1  $\mu$ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high and should be done when driving a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V or has been between -0.3 V and 0.3 V for less than 30  $\mu$ s. INVALID is low (invalid data) if all receiver input voltages are between -0.3 V and 0.3 V for more than 30  $\mu$ s. Refer to Figure 5 for receiver input levels.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

, ,	DB, DW, OR PW PACKAGE (TOP VIEW) C2+ 1 28 C1+ C2- 2 27 V+ V- 3 26 V <sub>CC</sub> RIN1 4 25 GND RIN2 5 24 C1- RIN3 6 23 FORCEON RIN4 7 22 FORCEOFF RIN5 8 21 INVALID DOUT1 9 20 ROUT2B DOUT2 10 19 ROUT1 DOUT3 11 18 ROUT2 DIN3 12 17 ROUT3 DIN2 13 16 ROUT4 DIN1 14 15 ROUT5			
		_ • • • )		
C2+[	1	28	]C1+	
C2-[	2	27	] V+	
V-[	3	26	] V <sub>CC</sub>	
RIN1	4	25	] GND	
RIN2	5	24	] C1–	
RIN3	6	23	] FORCEON	
RIN4	7	22	FORCEOFF	
RIN5	8	21	] INVALID	
DOUT1[	9	20	] ROUT2B	
DOUT2	10	19	] ROUT1	
DOUT3[	11	18	ROUT2	
DIN3	12	17	] ROUT3	
DIN2	13	16	ROUT4	
DIN1	14	15	ROUT5	
I			I	

T <sub>A</sub>	PA	CKAGE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
	SOIC – DW	Tube of 20	SN75C3243DW	7502242			
	50IC - DW	Reel of 1000	SN75C3243DWR	TOP-SIDE MARKING           75C3243           75C3243           CA3243           65C3243           65C3243           CB3243			
0°C to 70°C	SSOP – DB	Reel of 2000	SN75C3243DBR	75C3243			
		Tube of 50	SN75C3243PW	040040			
	TSSOP – PW	Reel of 2000	SN75C3243PWR	- CA3243			
	SOIC – DW	Tube of 20	SN65C3243DW	6502242			
	50IC - DW	Reel of 1000	SN65C3243DWR	0503243			
–40°C to 85°C	SSOP – DB	Reel of 2000	SN65C3243DBR	65C3243			
	TSSOP – PW	Tube of 50	SN65C3243PW	CD2242			
	1330P - PW	Reel of 2000	SN65C3243PWR	003243			

**ORDERING INFORMATION** 

(1) Package drawings, thermal data, symbolization are available at www.ti.com/sc/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **FUNCTION TABLES**

#### EACH DRIVER<sup>(1)</sup>

	INPUTS			OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	Х	L	Х	Z	Powered off
L	Н	Н	Х	Н	Normal approximation with outpany advantage dischlord
Н	Н	Н	Х	L	Normal operation with auto-powerdown disabled
L	L	Н	Yes	Н	Normal apprection with outp powerdown apphled
Н	L	Н	Yes	L	Normal operation with auto-powerdown enabled
L	L	Н	No	Z	Powered off by auto-powerdown feature
Н	L	Н	No	Z	Fowered on by auto-powerdown realtire

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

#### EACH RECEIVER<sup>(1)</sup>

	INP	UTS		Ουτι	PUTS		
RIN2	RIN1, RIN3–RIN5	FORCEOFF	VALID RIN RS-232 LEVEL	ROUT2B	ROUT2	ROUT1, ROUT3–5	RECEIVER STATUS
L	Х	L	Х	L	Z	Z	Powered off while
н	х	L	х	н	Z	Z	ROUT2B is active
L	L	Н	YES	L	Н	Н	
L	Н	Н	YES	L	L	L	Normal operation with
н	L	Н	YES	н	Н	н	auto-powerdown
н	н	Н	YES	н	L	L	disabled/enabled
Open	Open	Н	YES	L	Н	н	


(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

www.ti.com



Texas

INSTRUMENTS





#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.3	6	V	
V+	Positive-output supply voltage range <sup>(2)</sup>		-0.3	7	V	
V–	Negative-output supply voltage range <sup>(2)</sup>		0.3	-7	V	
V+ - V-	Supply voltage difference <sup>(2)</sup>			13	V	
V <sub>I</sub> Input v	Input voltogo rongo	Driver (FORCEOFF, FORCEON)	-0.3	6	V	
	Input voltage range	Receiver	-25	25		
Vo	Output voltage range	Driver	-13.2	13.2	V	
		DB package		62	2	
$\theta_{JA}$	Package thermal impedance <sup>(3)(4)</sup>	DW package		46	°C/W	
		PW package		62		
TJ	Operating virtual junction temperature			150	°C	
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings (1) only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND. (2)

(3)Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

The package thermal impedance is calculated in accordance with JESD 51-7. (4)

#### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

see Figure 6

				MIN	NOM	MAX	UNIT
	Supply voltage		$V_{CC} = 3.3 V$	3	3.3	3.6	V
	Supply voltage         Driver and control high-level input voltage         Driver and control low-level input voltage         DIN, FORCEOFF, FORCEON         Driver and control low-level input voltage         DIN, FORCEOFF, FORCEON	$V_{CC} = 5 V$	4.5	5	5.5	v	
V	Driver and control high-level input voltage		$V_{CC} = 3.3 V$	2			V
VIH			$V_{CC} = 5 V$	2.4			v
$V_{\text{IL}}$	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON				0.8	V
VI	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage			-25		25	V
т	Operating free air temperature		SN65C3243	-40		85	°C
T <sub>A</sub>			SN75C3243	0		70	C

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

#### ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAME	TER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>I</sub>	Input leakage current	FORCEOFF, FORCEON			±0.01	±1	μA
	Auto-powerdown disabled	No load, FORCEOFF and FORCEON = $V_{CC}$		0.3	1	mA	
		Powered off	No load, $\overline{\text{FORCEOFF}} = \text{GND}$		1	10	
Icc	Supply current	Auto-powerdown enabled	No load, $\overline{\text{FORCEOFF}} = V_{CC}$ , FORCEON = GND, All RIN are open or grounded, All DIN are grounded		1	10	μΑ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (1)

(2)



www.ti.com

#### **DRIVER SECTION**

### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	All DOUT at $R_L = 3 \text{ k}\Omega$ to GND	-5	-5.4		V
Vo	Output voltage (mouse driveability)	DIN1 = DIN2 = GND, DIN3 = $V_{CC}$ , 3-k $\Omega$ to GND at DOUT3, DOUT1 = DOUT2 = 2.5 mA	±5			V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub>		±0.01	±1	μΑ
IIL	Low-level input current	V <sub>I</sub> = GND		±0.01	±1	μΑ
	Short-circuit output	$V_{CC} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V}$		±35	±60	
I <sub>OS</sub>	current <sup>(3)</sup>	$V_{CC} = 5.5 \text{ V}, \qquad V_O = 0 \text{ V}$		±35	±90	mA
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V, $V_{O} = \pm 2 V$	300	10M		Ω
		$\overline{\text{FORCEOFF}} = \text{GND}$			±25	۵
l <sub>off</sub>	Output leakage current	FORCEOFF = GND $V_0 = \pm 10 \text{ V},  V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			±25	μA

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(3)Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

### Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
Maximum data rata		C <sub>L</sub> = 1000 pF		250				
	Maximum data rate (see Figure 1)	R <sub>L</sub> = 3 kΩ, One DOUT switching	C <sub>L</sub> = 250 pF,	$V_{CC}$ = 3 V to 4.5 V	1000			kbit/s
(see rigure r)	one boot switching	C <sub>L</sub> = 1000 pF,	$V_{CC}$ = 4.5 V to 5.5 V	1000				
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L = 150 \text{ pF} \text{ to } 2500 \text{ pF},$	$R_L = 3 k\Omega$ to 7 k $\Omega$ ,	See Figure 2		25		ns
SR(tr)	Slew rate, transition region (see Figure 1)	$C_{L} = 150 \text{ pF to } 1000 \text{ pF},$	$R_L = 3 \ k\Omega$ to 7 $k\Omega$ ,	V <sub>CC</sub> = 3.3 V	18		150	V/µs

(1) Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (3) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.



www.ti.com

#### **RECEIVER SECTION**

#### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_{CC} = 3.3 V$		1.6	2.4	V
	Positive-going input theshold voltage	$V_{CC} = 5 V$		1.9	2.4	v
V		$V_{CC} = 3.3 V$	0.6	1.1		V
V <sub>IT</sub>	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.4		v
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )			0.5		V
I <sub>off</sub>	Output leakage current (except ROUT2B)	FORCEOFF = 0 V		±0.05	±10	μA
r <sub>i</sub>	Input resistance	$V_1 = \pm 3 V$ to $\pm 25 V$	3	5	7	kΩ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (1)

(2)

### Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$C_L = 150 \text{ pF}$ , See Figure 3	150	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, See Figure 3	150	ns
t <sub>en</sub>	Output enable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , See Figure 4	200	ns
t <sub>dis</sub>	Output disable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , See Figure 4	200	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	See Figure 3	50	ns

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device. (1)

(2)

(3)



www.ti.com

### **AUTO-POWERDOWN SECTION**

#### **Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>T+(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, $\overline{\text{FORCEOFF}} = V_{CC}$		2.7	V
V <sub>T-(valid)</sub>	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND, $\overline{\text{FORCEOFF}} = V_{CC}$	-2.7		V
V <sub>T(invalid)</sub>	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND, $\overline{\text{FORCEOFF}} = V_{CC}$	-0.3	0.3	V
V <sub>OH</sub>	INVALID high-level output voltage	$I_{OH} = -1 \text{ mA}$ , FORCEON = GND, FORCEOFF = V <sub>CC</sub>	V <sub>CC</sub> – 0.6		V
V <sub>OL</sub>	INVALID low-level output voltage	$I_{OL} = 1.6 \text{ mA}$ , FORCEON = GND, FORCEOFF = V <sub>CC</sub>		0.4	V

#### **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)


	PARAMETER	TYP <sup>(1)</sup>	UNIT
t <sub>valid</sub>	Propagation delay time, low- to high-level output	1	μs
t <sub>invalid</sub>	Propagation delay time, high- to low-level output	30	μs
t <sub>en</sub>	Supply enable time	100	μs

(1) All typical values are at V\_{CC} = 3.3 V or V\_{CC} = 5 V, and T\_A = 25 ^{\circ}C.



#### SLLS353H-JUNE 1999-REVISED SEPTEMBER 2008






NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 Mbit/s,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 1. Driver Slew Rate




#### **TEST CIRCUIT**



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 Mbit/s,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns.  $t_f \le 10$  ns.

Figure 2. Driver Pulse Skew




NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , 50% duty cycle,  $t_r \le 10 \text{ ns}$ ,  $t_f \le 10 \text{ ns}$ .

Figure 3. Receiver Propagation Delay Times



SLLS353H-JUNE 1999-REVISED SEPTEMBER 2008




## PARAMETER MEASUREMENT INFORMATION (continued)


- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The pulse generator has the following characteristics:  $Z_0 = 50 \ \Omega$ , 50% duty cycle,  $t_r \le 10 \text{ ns}$ ,  $t_f \le 10 \text{ ns}$ .
  - C.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - D.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

#### Figure 4. Receiver Enable and Disable Times

www.ti.com







current to 1 μA.


- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. The pulse generator has the following characteristics: PRR = 5 kbit/s,  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

#### Figure 5. INVALID Propagation Delay Times and Supply Enabling Time

Texas

INSTRUMENTS

SLLS353H-JUNE 1999-REVISED SEPTEMBER 2008



#### PARAMETER MEASUREMENT INFORMATION (continued)

<sup>†</sup> C3 can be connected to  $V_{CC}$  or GND.

NOTE A: Resistor values shown are nominal.

VCC VS CAFACITOR VALUES								
V <sub>CC</sub>	C1	C2, C3, and C4						
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF						

V <sub>CC</sub> vs	CAPACITOR	VALUES
--------------------	-----------	--------

Figure 6.	Typical (	Operating	Circuit and	Capacitor	Values
-----------	-----------	-----------	-------------	-----------	--------



6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN65C3243DBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3243	Samples
SN65C3243DBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3243	Samples
SN65C3243DW	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3243	Samples
SN65C3243DWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C3243	Samples
SN65C3243PW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3243	Samples
SN65C3243PWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3243	Samples
SN75C3243DBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3243	Samples
SN75C3243DW	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3243	Samples
SN75C3243DWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75C3243	Samples
SN75C3243PW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3243	Samples
SN75C3243PWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CA3243	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



6-Feb-2020

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C3243DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C3243DWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN65C3243PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN65C3243PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN75C3243DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75C3243DWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN75C3243PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN75C3243PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

31-Mar-2020



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C3243DBR	SSOP	DB	28	2000	367.0	367.0	38.0
SN65C3243DWR	SOIC	DW	28	1000	350.0	350.0	66.0
SN65C3243PWR	TSSOP	PW	28	2000	367.0	367.0	38.0
SN65C3243PWR	TSSOP	PW	28	2000	350.0	350.0	43.0
SN75C3243DBR	SSOP	DB	28	2000	367.0	367.0	38.0
SN75C3243DWR	SOIC	DW	28	1000	350.0	350.0	66.0
SN75C3243PWR	TSSOP	PW	28	2000	350.0	350.0	43.0
SN75C3243PWR	TSSOP	PW	28	2000	367.0	367.0	38.0

# **DB0028A**



## **PACKAGE OUTLINE**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0028A

# **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0028A

# **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AE.



## LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.

E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated