JIDT

DATASHEET

VERSACLOCK[®] LOW POWER CLOCK GENERATOR IDT5P49EE502

Description

The IDT5P49EE502 is a programmable clock generator intended for low power, battery operated consumer applications. There are four internal PLLs, each individually programmable, allowing for up to five differrent output frequencies. The frequencies are generated from a single reference clock. The reference clock can come from either a TCXO or fundamental mode crystal.

The IDT5P49EE502 can be programmed through the use of the $I²C$ interfaces. The programming interface enables the device to be programmed when it is in normal operation or what is commonly known as in system programmable. An internal EEPROM allows the user to save and restore the configuration of the device without having to reprogram it on power-up.

Each of the four PLLs has an 8-bit reference divider and a 11-bit feedback divider. This allows the user to generate four unique non-integer-related frequencies. The PLL loop bandwidth is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation is supported on one of the PLLs.

Spread spectrum generation is supported on one of the PLLs. The device is specifically designed to work with display applications to ensure that the spread profile remains consistent for each HSYNC in order to reduce ROW noise. It also may operate in standard spread spectrum mode.

There are total five 8-bit output dividers. The outputs are connected to the PLLs via the switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function can be programmed.

Target Applications

- **•** Smart Mobile Handset
- **•** Personal Navigation Device (PND)
- **•** Camcorder
- **•** DSC
- **•** Portable Game Console
- **•** Personal Media Player

Features

- **•** Four internal PLLs
- **•** Internal non-volatile EEPROM
	- Internal I²C EEPROM master interface
- FAST (400kHz) mode I²C serial interfaces
- **•** Input Frequencies – TCXO: 10 MHz to 40 MHz – Crystal: 8 MHz to 30 MHz
- **•** Output Frequency Ranges: kHz to 120 MHz
- **•** Each PLL has an 8-bit reference divider and a 11-bit feedback-divider
- **•** 8-bit output-divider blocks
- **•** One of the PLLs support Spread Spectrum generation capable of configuration to pixel rate, with adjustable modulation rate and amplitude to support video clock with no visible artifacts
- **•** I/O Standards: – Outputs - 1.8V/2.5V/3.3 V LVTTL/ LVCMOS
- **•** 2 independent adjustable VDDO groups.
- **•** Programmable Slew Rate Control
- **•** Programmable Loop Bandwidth Settings
- **•** Programmable output inversion to reduce bimodal jitter
- **•** Individual output enable/disable
- **•** Power-down/Sleep mode $-10\mu A$ max in power down mode
- **•** 1.8V VDD Core Voltage
- **•** Available in 20pin 3x3mm QFN packages
- **•** -40 to +85 C Industrial Temp operation

Functional Block Diagram

Pin Assignment

20- pin QFN

Pin Descriptions

Note *: SEL pins should be controlled by 1.8V LVTTL logic; 3.3V tolerant.

Note 1: Outputs are user programmable to drive single-ended 1.8V/2.5V/3.3V LVTTL as indicated above. Always completely power up VDD and VDDx prior to applying VDDO power.

Note 2: Default configuration CLK3=Buffered Reference output. All other outputs are off.

Note 3: Do not power up with SEL[1:0] = 00 (in Power down/Sleep mode).

- 1) V_{DD} and $V_{DD}x$ must come up first, followed by $V_{DD}O$
- 2) V_{DD} O1 must come up within 1ms after VDD and VDDX come up
- 3) $V_{DD}O2$ must be equal to, or lower than, $V_{DD}O1$
- 4) V_{DD} and V_{DD} x have approx. the same ramp rate
- 5) $V_{DD}O1$ and $V_{DD}O2$ have approx. same ramp rate

Ideal Power Up Sequence Ideal Power Down Sequence

- 1) $V_{DD}O$ must drop first, followed by V_{DD} and $V_{DD}X$
- 2) V_{DD} and V_{DD} x must come down within 1ms after V_{DD} O1 comes down
- 3) $V_{DD}O2$ must be equal to, or lower than, $V_{DD}O1$
- 4) V_{DD} and V_{DD} x have approx. the same ramp rate
- 5) $V_{DD}O1$ and $V_{DD}O2$ have approx. same ramp rate

PLL Features and Descriptions

PLL Block Diagram

Crystal Input (XIN/REF)

The crystal oscillators should be fundamental mode quartz crystals; overtone crystals are not suitable. Crystal frequency should be specified for parallel resonance with 50Ω maximum equivalent series resonance. 0

ONXTALB=0 bit needs to be set for XIN/REF.

Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The crystal cpacitors are internal to the device and have an effective value of 4pF.

Reference Pre-Divider, Reference Divider, Feedback-Divider and Post-Divider

Each PLL incorporates an 8-bit reference-scaler and a 11-bit feedback divider which allows the user to generate four unique non-integer-related frequencies. PLLA and PLLD each have a feedback pre-divider that provides additional multiplication for kHz reference clock applications. Each output divider supports 8-bit post-divider. The following equation governs how the output frequency is calculated.

$$
F_{OUT} = \frac{F_{IN} \cdot \left(\frac{XDIV^*M}{D}\right)}{ODIV} (Eq. 2)
$$

Where F_{IN} is the reference frequency, XDIV is the feedback pre-divider value, M is the feedback-divider value, D is the reference divider value, ODIV is the total post-divider value, and F_{OUT} is the resulting output frequency. Programming any of the dividers may cause glitches on the outputs.

SPREAD SPECTRUM GENERATION (PLLB)

PLLB has spread spectrum generation capability, which users have the option of turning on and off. Spread spectrum profile, frequency, and spread are fully programmable (within limits). The programmable spread spectrum generation parameters are NC[10:0], MOD[12:0], and NSS[10:0] bits. To enable spread spectrum, set SSENB_B=0.

The spread spectrum circuitry was specifically developed to accommodate video display applications. The spread modulation frequency can be defined to exactly equal the horizontal line frequency (HSYNC)

NC[10:0]

These bits are used to determine the number of pulses per spread spectrum cycle. For video applications, NC is the number of pixels on the horizontal display row (or integer multiple of displayed pixels in a row). By matching the spread period to the screen, no tearing or "shimmer" will be apparent.

NC must be an even number to insure that the upward spread transition has the same number of steps as the downward spread transition.

For non-video applications, this can also be seen as the number of clock cycles for a complete spread spectrum period.

MOD[12:0]

These bits relate the VCO frequency to the target average spread output frequency (F_{MID}) .

 $F_{\text{MID}} = (F_{\text{VCO}})/8$

 $F_{MAX} = F_{MID} + (SS\% * F_{MID})$

 $F_{MIN} = F_{MIN} - (SS\% * F_{MIN})$

 $MOD = (F_{BFF}^* NC) / (2 * F_{MID})$

NSS[10:0]

These bits control the amplitude of the spread modulation.

 $NSS = (NC / 2) + (NC / 8) * (F_{MAX} - F_{MIN}) / F_{MIN}$

Modulation frequency:

 $F_{MOD} = F_{MID} / NC (Eq. 11)$

Video Example

 F_{RFF} = 27 MHz, F_{OUT} = 27 MHz, 640 pixels per line, center spread of \pm 1%. Using $F_{VCO}=$ 432MHz, find the necessary spread spectrum register settings.

 $F_{\text{MID}} = F_{\text{VCO}}/8$

NC = 640 (integer number of spread periods/screen)

 $MOD = (25MHz * 640)/(2 * 54MHz) = 160$

NSS = (640/2)+(640/8)*(27.27MHz-26.73MHz)/27MHz = 321.

 $F_{MOD} = 27MHz/640 = 11.8kHz.$

Non-Video Example

 F_{RFF} = 25MHz, F_{OUT} = 27 MHz, 31.25kHz modulation rate, center spread of $\pm 1\%$. Find the necessary spread spectrum register settings.

 $F_{\text{MID}} = F_{\text{VCO}}/8$

 $F_{MOD} = 31.25kHz = 50.625MHz/NC.$

 $NC = 1620$

 $MOD = (25MHz * 1620)/(2 * 50.625MHz) = 400$

NSS = (1620/2)+(1620/8)*(27.27MHz-26.73MHz)/27MHz = 814.

VSYNC, HSYNC, DOT_CLK – Modulation Rate Relationship

LOOP FILTER

The loop filter for each PLL can be programmed to optimize the jitter performance. The low-pass frequency response of the PLL is the mechanism that dictates the jitter transfer characteristics. The loop bandwidth can be extracted from the jitter transfer. A narrow loop bandwidth is good for jitter attenuation while a wide loop bandwidth is best for low jitter generation. The specific loop filter components that can be programmed are the resistor via the RZ[4:0] bits, zero capacitor via the CZ[2:0] bits, pole capacitor via the CP[1:0] bits, and the charge pump current via the IP#[2:0] bits.

The following equations govern how the loop filter is set:

Zero capacitor $(Cz) = 280pF$

Pole capacitor $(Cp) = 30pF$

Charge pump $(Ip) = IP#[2:0]$ uA

VCO gain (Kvco) = 350MHz/V $*$ 2 π

PLL Loop Bandwidth:

Charge pump gain $(K\phi)$ = Ip / 2π

VCO gain (Kvco) = 350MHz/V $*$ 2 π

M = Total multiplier value (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail)

$$
\omega c = (Rz * K\phi * Kvco * Cz)/(M * (Cz + Cp))
$$

 $Fc = \omega c / 2\pi$

Note, the phase/frequency detector frequency (FPFD) is typically seven times the PLL closed-loop bandwidth (Fc) but too high of a ratio will reduce your phase margin thus compromising loop stability.

To determine if the loop is stable, the phase margin (ϕm) would need to be calculated as follows.

Phase Margin:

 ω z = 1 / (Rz * Cz)

 $\omega p = (Cz + Cp)/(Rz * Cz * Cp)$

 ϕ m = (360 / 2 π) * [tan⁻¹(ω c/ ω z) - tan⁻¹(ω c/ ω p)]

To ensure stability in the loop, the phase margin is recommended to be $> 60^\circ$ but too high will result in the lock time being excessively long. Certain loop filter parameters would need to be compromised to not only meet a required loop bandwidth but to also maintain loop stability.

Damping Factor:

 $\zeta = Rz/2$ *(Kvco * lp * Cz)^{1/2}/M

Example

 $Fc = 150KHz$ is the desired loop bandwidth. The total A^*M value is 160. The ζ damping factor) target should be 0.7, meaning the loop is critically damped. Given Fc and A*M, an optimal loop filter setting needs to be solved for that will meet both the PLL loop bandwidth and maintain loop stability.

Choose a mid-range charge pump from register table

Icp= 11.9uA.

 $K\phi$ * Kvco = 350MHz/V * 40uA = 12000A/Vs

 ω c = 2 π * Fc = 9.42x10⁵ S⁻¹

 $\omega p = (Cz + Cp)/(Rz * Cz * Cp) = \omega z (1 + Cz / Cp)$

Solving for Rz, the best possible value Rz=30kOhms (RZ[1:0]=10) gives

 ζ = 1.4 (Ideal range for ζ is 0.7 to 1.4)

Solving back for the PLL loop bandwidth, Fc=149kHz.

The phase margin must be checked for loop stability.

 ϕ m = (360 / 2 π) * [tan-1 (9.42x10⁵ s⁻¹ / 1.19x10⁵s⁻¹) - tan⁻¹(9.42x10⁵ s⁻¹/ 1.23x10⁶ s⁻¹)] = 45°

The phase margin would be acceptable with a fairly stable loop.

SEL[1:0] Function

The IDT5P49EE502 can support up to three unique configurations. Users may pre-program all configurations, selected using SEL[1:0] pins. Alternatively, users may use I2C interface to configure these registers on- the-fly.

Always power with SEL1=1 and/or SEL0=1.

.

Configuration OUTx IO Standard

Users can configure the individual output IO standard from a single 1.8V power supply. Each output can support 1.8V/

Programming the Device

I²C may be used to program the IDT5P49EE502.

– Device (slave) address = 7'b1101010

I 2C Programming

The IDT5P49EE502 is programmed through an $1²C$ -Bus serial interface, and is an I^2C slave device. The read and write transfer formats are supported. The first byte of data after a write frame to the correct slave address is interpreted as the register address; this address auto-increments after each byte written or read.

RW 0 - Slave will be written by master 1 - Slave will be read by master

The first byte transmitted by the Master is the Slave Address followed by the RW bit. The Slave acknowledges by sending a "1" bit.

First Byte Transmitted on I2C Bus

2.5V or 3.3V LVCMOS. VDDO1 must have the highest voltage of any pin on the device. VDDO2 may have any value between 1.8V and VDDO1.

The frame formats are shown in the following illustration.

Framing

ACK from Slave

External I2C Interface Condition

KEY:

From Master to Slave

77 From Master to Slave, but can be omitted if followed by the correct sequence

Normally data transfer is terminated by a STOP condition generated by the Master. However, if the Master still wishes to communicate on the bus, it can generate a repeated START condition, and address another Slave address without first generating a STOP condition,

From Slave to Master

SYMBOLS:

ACK - Acknowledge (SDA LOW) NACK - Not Acknowledge (SDA HIGH) Sr - Repeated Start Condition S - START Condition

P-STOP Condition

EEPROM Interface

The IDT5P49EE502 can store its configuration in an internal EEPROM. The contents of the device's internal programming registers can be saved to the EEPROM by issuing a save instruction (ProgSave) and can be loaded back to the internal programming registers by issuing a restore instruction (ProgRestore).

To initiate a save or restore using I^2C , only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the IDT5P49EE502 will not generate Acknowledge bits. The IDT5P49EE502 will acknowledge the instructions after it has completed execution of them. During that time, the 1^2C bus should be interpreted as busy by all other users of the bus.

On power-up of the IDT5P49EE502, an automatic restore is performed to load the EEPROM contents into the internal programming registers. The IDT5P49EE502 will be ready to accept a programming instruction once it acknowledges its 7-bit I^2C address.

Progwrite

Progwrite Command Frame

Writes can continue as long as a Stop condition is not sent and each byte will increment the register address.

Progread

Note: If the expected read command is not from the next higher register to the previous read or write command, then set a known "read" register address prior to a read operation by issuing the following command:

Prior to Progread Command Set Register Address

The user can ignore the STOP condition above and use a repeated START condition instead, straight after the slave acknowledgement bit (i.e., followed by the Progread command):

Progread Command Frame

Progsave

Note:

PROGWRITE is for writing to the IDT5P49EE502 registers. PROGREAD is for reading the IDT5P49EE502 registers. PROGSAVE is for saving all the contents of the IDT5P49EE502 registers to the EEPROM. PROGRESTORE is for loading the entire EEPROM contents to the IDT5P49EE502 registers.

Progrestore

During PROGRESTORE, outputs will be turned off to ensure that no improper voltage levels are experienced before initialization.

I 2C Bus DC Characteristics

I 2C Bus AC Characteristics for Standard Mode1

1) No activity is allowed on I2C lines until VDD>1.62V.

2) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH}MIN of the SCLK signal) to bridge the undefined region of the falling edge of SCLK.

I 2C Bus AC Characteristics for Fast Mode1

1) No activity is allowed on I2C lines until VDD>1.62V.

2) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH}MIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDT5P49EE502. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Recommended Operation Conditions

Capacitance $(T_A = +25 \degree C, f = 1 \space MHz)$

DC Electrical Characteristics for 3.3 Volt LVTTL ¹

DC Electrical Characteristics for 2.5Volt LVTTL ¹

DC Electrical Characteristics for 1.8Volt LVTTL ¹

Power Supply Characteristics for LVTTL Outputs

1: See "Recommended Operating Conditions" table. Alway completely power up VDD and VDDx prior to applying VDDO power.

AC Timing Electrical Characteristics

(Spread Spectrum Generation = OFF)

1.Input clock (square wave) may be used at 1 MHz.

2.Time from supply voltage crosses VDD=1.62V to PLLs are locked.

Spread Spectrum Generation Specifications

1) Practical lower frequency is determined by loop filter settings.

Test Circuits and Conditions 1

NOTE:

1. All Vco pins must be tied together.

Test Circuits for DC Outputs

Termination Scheme (Block Diagram)

LVTTL Output Load: ~7pF for each output

Programming Registers Table

IDT5P49EE502 VERSACLOCK® **LOW POWER CLOCK GENERATOR EEPROM CLOCK GENERATOR**

IDT5P49EE502 VERSACLOCK® **LOW POWER CLOCK GENERATOR EEPROM CLOCK GENERATOR**

IDT5P49EE502 VERSACLOCK® **LOW POWER CLOCK GENERATOR EEPROM CLOCK GENERATOR**

Marking Diagram (ND20)

Notes:

- 1. YYWW is the last two digits of the year and week that the part was assembled.
- 2. "G" indicates Pb-free, RoHS compliant package.
- 3. "I" at the end of part number indicates industrial temperature range.

Thermal Characteristics 20-pin VFQFPN

20-pin QFN PCB Land Pattern

Package Outline and Package Dimensions (20-pin QFN)

Package dimensions are kept current with JEDEC Publication No. 95

Ordering Information

"G" after the two-letter pacakage code are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

For Tech Support www.idt.com/go/clockhelp

800-345-7015 408-284-8200 Fax: 408-284-2775

Corporate Headquarters

Integrated Device Technology, Inc. www.idt.com

© 2011 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated
Device Technology, Inc. Accelerated Thinking i

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[IDT \(Integrated Device Technology\)](http://www.mouser.com/idt): [5P49EE502NDGI8](http://www.mouser.com/access/?pn=5P49EE502NDGI8) [5P49EE502NDGI](http://www.mouser.com/access/?pn=5P49EE502NDGI)