## DS1225ABIAD 64k Nonvolatile SRAM

## www.maxim-ic.com

## FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces $8 \mathrm{k} \times 8$ volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 28-pin DIP package
- Read and write access times of 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ operating range (DS1225AD)
- Optional $\pm 5 \% \mathrm{~V}_{\mathrm{CC}}$ operating range (DS1225AB)
- Optional industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, designated IND


## DESCRIPTION

The DS1225AB and DS1225AD are 65,536-bit, fully static, nonvolatile SRAMs organized as 8192 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors $\mathrm{V}_{\mathrm{CC}}$ for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAMs can be used in place of existing $8 \mathrm{k} \times 8$ SRAMs directly conforming to the popular bytewide 28-pin DIP standard. The devices also match the pinout of the 2764 EPROM and the 2864 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

## READ MODE

The DS1225AB and DS1225AD execute a read cycle whenever $\overline{\text { WE (Write Enable) is inactive (high) and }}$ $\overline{\mathrm{CE}}$ (Chip Enable) and $\overline{\mathrm{OE}}$ (Output Enable) are active (low). The unique address specified by the 13 address inputs $\left(\mathrm{A}_{0}-\mathrm{A}_{12}\right)$ defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within $\mathrm{t}_{\mathrm{ACC}}$ (Access Time) after the last address input signal is stable, providing that $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ access times are also satisfied. If $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either $\mathrm{t}_{\mathrm{CO}}$ for $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\mathrm{OE}}$ for $\overline{\mathrm{OE}}$ rather than address access.

## WRITE MODE

The DS1225AB and DS1225AD execute a write cycle whenever the $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ signals are active (low) after address inputs are stable. The later-occurring falling edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$. All address inputs must be kept valid throughout the write cycle. $\overline{\mathrm{WE}}$ must return to the high state for a minimum recovery time ( $\mathrm{t}_{\mathrm{WR}}$ ) before another cycle can be initiated. The $\overline{\mathrm{OE}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ active) then $\overline{\mathrm{WE}}$ will disable the outputs in todw from its falling edge.

## DATA RETENTION MODE

The DS1225AB provides full functional capability for $\mathrm{V}_{\mathrm{CC}}$ greater than 4.75 volts and write protects by 4.5 volts. The DS1225AD provides full-functional capability for $\mathrm{V}_{\mathrm{CC}}$ greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of $\mathrm{V}_{\mathrm{CC}}$ without any additional support circuitry. The nonvolatile static RAMs constantly monitor $\mathrm{V}_{\mathrm{CC}}$. Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become highimpedance. As $\mathrm{V}_{\mathrm{CC}}$ falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when $\mathrm{V}_{\mathrm{CC}}$ rises above approximately 3.0 volts, the power switching circuit connects external $\mathrm{V}_{\mathrm{CC}}$ to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V $_{\text {CC }}$ exceeds 4.75 volts for the DS1225AB and 4.5 volts for the DS1225AD.

## FRESHNESS SEAL

Each DS1225 is shipped from Maxim with the lithium energy source disconnected, guaranteeing full energy capacity. When $V_{C C}$ is first applied at a level of greater than $V_{T P}$, the lithium energy source is enabled for battery backup operation.

## ABSOLUTE MAXIMUM RATINGS

Voltage on Any Pin Relative to Ground

$$
-0.3 \mathrm{~V} \text { to }+6.0 \mathrm{~V}
$$

Operating Temperature
Commercial:
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Industrial:
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s)
Note: EDIP is wave or hand soldered only.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| DS1225AB Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.75 | 5.0 | 5.25 | V |  |
| DS1225AD Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.50 | 5.0 | 5.5 | V |  |
| Logic 1 | $\mathrm{~V}_{\mathrm{IH}}$ | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| Logic 0 | $\mathrm{V}_{\mathrm{IL}}$ | 0.0 |  | +0.8 | V |  |

( $\mathrm{T}_{\mathrm{A}}$ : See Note 10)
( $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ for DS 1225 AB )
DC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | $\mathrm{I}_{\mathrm{IL}}$ | -1.0 |  | +1.0 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I} / \mathrm{O}$ Leakage Current <br> $\overline{\mathrm{CE}}>\mathrm{V}_{\mathrm{IH}}<\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{I}_{\mathrm{IO}}$ | -1.0 |  | +1.0 | $\mu \mathrm{~A}$ |  |
| Output Current @ 2.4V | $\mathrm{I}_{\mathrm{OH}}$ | -1.0 |  |  | mA |  |
| Output Current @ 0.4V | $\mathrm{I}_{\mathrm{OL}}$ | 2.0 |  |  | mA |  |
| Standby Current $\overline{\mathrm{CE}}=2.2 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{CCS} 1}$ |  | 5.0 | 10.0 | mA |  |
| Standby Current $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{CCS} 2}$ |  | 3.0 | 5.0 | mA |  |
| Operating Current <br> (Commercial) | $\mathrm{I}_{\mathrm{CC} 01}$ |  |  | 75 | mA |  |
| Operating Current <br> (Industrial) | $\mathrm{I}_{\mathrm{CC} 01}$ |  |  | 85 | mA |  |
| Write Protection Voltage <br> (DS1225AB) | $\mathrm{V}_{\mathrm{TP}}$ | 4.50 | 4.62 | 4.75 | V |  |
| Write Protection Voltage <br> (DS1225AD) | $\mathrm{V}_{\mathrm{TP}}$ | 4.25 | 4.37 | 4.5 | V |  |

CAPACITANCE
$\left(T_{A}=+25^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  | 5 | 10 | pF |  |
| Input/Output Capacitance | $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ |  | 5 | 10 | pF |  |

## AC ELECTRICAL CHARACTERISTICS

$\left(V_{c c}=5 \mathrm{~V} \pm 10 \%\right.$ for DS 1225 AD$)$

| PARAMETER | SYMBOL | $\begin{aligned} & \hline \text { DS1225AB-70 } \\ & \text { DS1225AD-70 } \\ & \hline \end{aligned}$ |  | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |  |
| Read Cycle Time | $\mathrm{t}_{\mathrm{RC}}$ | 70 |  | ns |  |
| Access Time | $\mathrm{t}_{\mathrm{ACC}}$ |  | 70 | ns |  |
| $\overline{\mathrm{OE}}$ to Output Valid | $\mathrm{t}_{\text {OE }}$ |  | 35 | ns |  |
| CE to Output Valid | $\mathrm{t}_{\mathrm{CO}}$ |  | 70 | ns |  |
| $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ to Output Active | $\mathrm{t}_{\text {COE }}$ | 5 |  | ns | 5 |
| Output High Z from Deselection | $\mathrm{t}_{\text {OD }}$ |  | 25 | ns | 5 |
| Output Hold from Address Change | toh | 5 |  | ns |  |
| Write Cycle Time | $\mathrm{t}_{\mathrm{WC}}$ | 70 |  | ns |  |
| Write Pulse Width | $\mathrm{t}_{\text {WP }}$ | 55 |  | ns | 3 |
| Address Setup Time | $\mathrm{t}_{\text {AW }}$ | 0 |  | ns |  |
| Write Recovery Time | $t_{\text {WR1 }}$ <br> $t_{\text {WR2 }}$ | $\begin{gathered} \hline 0 \\ 10 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & 12 \\ & 13 \end{aligned}$ |
| Output High Z from WE | todw |  | 25 | ns | 5 |
| Output Active from $\overline{\mathrm{WE}}$ | toew | 5 |  | ns | 5 |
| Data Setup Time | $\mathrm{t}_{\mathrm{DS}}$ | 30 |  | ns | 4 |
| Data Hold Time | $\mathrm{t}_{\mathrm{DH} 1}$ <br> $\mathrm{t}_{\mathrm{DH} 2}$ | $\begin{gathered} \hline 0 \\ 10 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ | $\begin{aligned} & 12 \\ & 13 \\ & \hline \end{aligned}$ |

## READ CYCLE



SEE NOTE 1

## WRITE CYCLE 1



SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

## WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION


SEE NOTE 11

## POWER-DOWN/POWER-UP TIMING

( $\mathrm{T}_{\mathrm{A}}$ : See Note 10)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ Fail Detect to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ Inactive | $\mathrm{t}_{\mathrm{PD}}$ |  |  | 1.5 | $\mu \mathrm{~s}$ | 11 |
| $\mathrm{~V}_{\mathrm{CC}}$ slew from $\mathrm{V}_{\mathrm{TP}}$ to 0 V | $\mathrm{t}_{\mathrm{F}}$ | 300 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{~V}_{\mathrm{CC}}$ slew from 0 V to $\mathrm{V}_{\mathrm{TP}}$ | $\mathrm{t}_{\mathrm{R}}$ | 300 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{~V}_{\mathrm{CC}}$ Valid to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ Inactive | $\mathrm{t}_{\mathrm{PU}}$ |  |  | 2 | ms |  |
| $\mathrm{~V}_{\mathrm{CC}}$ Valid to End of Write Protection | $\mathrm{t}_{\mathrm{REC}}$ |  |  | 125 | ms |  |


| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Expected Data Retention Time | $\mathrm{t}_{\mathrm{DR}}$ | 10 |  |  | years | 9 |

## WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

## NOTES:

1. $\overline{\mathrm{WE}}$ is high for a read cycle.
2. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$. If $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ during write cycle, the output buffers remain in a high-impedance state.
3. $\mathrm{t}_{\mathrm{WP}}$ is specified as the logical AND of $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$. $\mathrm{t}_{\mathrm{WP}}$ is measured from the latter of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ going low to the earlier of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ going high.
4. $t_{D S}$ are measured from the earlier of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ going high.
5. These parameters are sampled with a 5 pF load and are not $100 \%$ tested.
6. If the $\overline{\mathrm{CE}}$ low transition occurs simultaneously with or later than the $\overline{\mathrm{WE}}$ low transition, the output buffers remain in a high-impedance state during this period.
7. If the $\overline{\mathrm{CE}}$ high transition occurs prior to or simultaneously with the $\overline{\mathrm{WE}}$ high transition, the output buffers remain in a high-impedance state during this period.
8. If $\overline{\mathrm{WE}}$ is low or the $\overline{\mathrm{WE}}$ low transition occurs prior to or simultaneously with the $\overline{\mathrm{CE}}$ low transition, the output buffers remain in a high-impedance state during this period.
9. Each DS1225AB and each DS1225AD has a built-in switch that disconnects the lithium source until $\mathrm{V}_{\mathrm{CC}}$ is first applied by the user. The expected $\mathrm{t}_{\mathrm{DR}}$ is defined as accumulative time in the absence of $\mathrm{V}_{\mathrm{CC}}$ starting from the time power is first applied by the user. This parameter is guaranteed by design and is not $100 \%$ tested.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. For industrial products (IND), this range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
11. In a power down condition the voltage on any pin may not exceed the voltage on $\mathrm{V}_{\mathrm{Cc}}$.
12. $\mathrm{t}_{\mathrm{WR} 1}, \mathrm{t}_{\mathrm{DH} 1}$ are measured from $\overline{\mathrm{WE}}$ going high.
13. $t_{\text {WR2 } 2}, t_{\mathrm{DH} 2}$ are measured from $\overline{\mathrm{CE}}$ going high.
14. DS1225 modules are recognized by Underwriters Laboratories (UL) under file E99151.

## DC TEST CONDITIONS

Outputs Open
Cycle $=200 \mathrm{~ns}$ for Operating Current
All Voltages Are Referenced to Ground

## AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate
Input Pulse Levels: $0-3.0 \mathrm{~V}$
Timing Measurement Reference Levels Input: 1.5 V
Output: 1.5 V
Input Pulse Rise and Fall Times: 5ns

ORDERING INFORMATION

| PART | TEMP RANGE | SUPPLY <br> TOLERANCE | PIN-PACKAGE | SPEED GRADE <br> (ns) |
| :--- | :---: | :---: | :--- | :---: |
| DS1225AB-70+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ | 28720 EDIP | 70 |
| DS1225AB-70IND + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 5 \%$ | 28720 EDIP | 70 |
| DS1225AD-70+ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ | 28720 EDIP | 70 |
| DS1225AD-70IND + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ | 28720 EDIP | 70 |

+ Denotes a lead(Pb)-free/RoHS-compliant package


## PACKAGE INFORMATION

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 EDIP | MDT28+2 | $\underline{21-0245}$ | - |

REVISION HISTORY

| REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :--- | :---: |
| 121907 | Added package information table; removed the DIP module package <br> drawing and dimension table | 9 |
| $11 / 10$ | Updated the storage information, soldering temperature, and lead <br> temperature information in the Absolute Maximum Ratings section; <br> removed the -85, -150, and -200 MIN/MAX information from the <br> AC Electrical Characteristics table; updated the Ordering <br> Information table (removed -85, -150, and -200 parts and leaded -70 <br> parts) | $1,3,4,8$ |

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
DS1225AB-200 DS1225AB-70 DS1225AB-70IND DS1225AB-85 DS1225AD-150 DS1225AD-200 DS1225AD2001ND DS1225AD-70 DS1225AD-70IND DS1225AD-85 DS1225AB-150+ DS1225AB-150IND DS1225AD-170
DS1225AB-170 DS1225AB-200IND DS1225AD-150IND

