# **Dual 64-Bit Static Shift Register**

The MC14517B dual 64-bit static shift register consists of two identical, independent, 64-bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data at the data input is entered by clocking, regardless of the state of the write enable input. An output is disabled (open circuited) when the write enable input is high. During this time, data appearing at the data input as well as the 16-bit, 32-bit, and 48-bit taps may be entered into the device by application of a clock pulse. This feature permits the register to be loaded with 64 bits in 16 clock periods, and also permits bus logic to be used. This device is useful in time delay circuits, temporary memory storage circuits, and other serial shift register applications.

#### **Features**

- Diode Protection on All Inputs
- Fully Static Operation
- Output Transitions Occur on the Rising Edge of the Clock Pulse
- Exceedingly Slow Input Transition Rates May Be Applied to the Clock Input
- 3-State Output at 64th-Bit Allows Use in Bus Logic Applications
- Shift Registers of any Length may be Fully Loaded with 16 Clock Pulses
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

# MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Parameter	Symbol	Value	Unit
DC Supply Voltage Range	$V_{DD}$	-0.5 to +18.0	٧
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	-0.5 to V <sub>DD</sub> + 0.5	٧
Input or Output Current (DC or Transient) per Pin	I <sub>in</sub> , I <sub>out</sub>	±10	mA
Power Dissipation per Package (Note 1)	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Temperature Derating: Plastic "D/DW" Package: -7.0 mW/°C From 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.




# ON Semiconductor®

http://onsemi.com



SOIC-16 WB DW SUFFIX CASE 751G

#### **MARKING DIAGRAM**



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year

WW, W = Work Week

G = Pb-Free Package

#### **PIN ASSIGNMENT**

Q16 <sub>A</sub> [	1 ●		] V <sub>DD</sub>
Q48 <sub>A</sub> [	2	15	] Q16 <sub>B</sub>
WE <sub>A</sub> [	3	14	] Q48 <sub>B</sub>
C <sub>A</sub> [	4	13	] WE <sub>B</sub>
Q64 <sub>A</sub> [	5	12	] C <sub>B</sub>
Q32 <sub>A</sub> [	6	11	] Q64 <sub>B</sub>
D <sub>A</sub> [	7	10	] Q32 <sub>B</sub>
V <sub>SS</sub> [	8	9	] D <sub>B</sub>

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14517BDWG	SOIC-16 WB (Pb-Free)	47 Units/Rail
MC14517BDWR2G	SOIC-16 WB (Pb-Free)	1000 / Tape & Reel
NLV14517BDWR2G	SOIC-16 WB (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **FUNCTIONAL TRUTH TABLE** (X = Don't Care)

Clock	Write Enable	Data	16-Bit Tap	32-Bit Tap	48-Bit Tap	64-Bit Tap
0	0	Х	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48–Bit Displayed	Content of 64-Bit Displayed
0	1	X	High Impedance	High Impedance	High Impedance	High Impedance
1	0	Х	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48–Bit Displayed	Content of 64–Bit Displayed
1	1	Х	High Impedance	High Impedance	High Impedance	High Impedance
	0	Data entered into 1st Bit	Content of 16–Bit Displayed	Content of 32–Bit Displayed	Content of 48-Bit Displayed	Content of 64–Bit Displayed
	1	Data entered into 1st Bit	Data at tap entered into 17–Bit	Data at tap entered into 33–Bit	Data at tap entered into 49–Bit	High Impedance
~	0	Х	Content of 16-Bit Displayed	Content of 32–Bit Displayed	Content of 48-Bit Displayed	Content of 64–Bit Displayed
~	1	Х	High Impedance	High Impedance	High Impedance	High Impedance

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or $V_{DD}$ "1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Level (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Level $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	- - -	Vdc
Output Drive Current	I <sub>OH</sub>	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	1 1 1	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	l <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	I <sub>in</sub>	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	_	_	_	_	5.0	7.5	-	_	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Note 3, 4) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0 10 15			$I_T = (8)$	4.2 μΑ/kHz) f 3.8 μΑ/kHz) f 3.7 μΑ/kHz)	+ I <sub>DD</sub>			μAdc
Three-State Leakage Current	I <sub>TL</sub>	15	_	±0.1		±0.0001	±0.1		±3.0	μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

- Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
   Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
   The formulas given are for the typical characteristics only at 25°C.
   To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> 50) Vfk where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.004.

# **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL}$ = (1.5 ns/pF) $C_L$ + 25 ns $t_{TLH}$ , $t_{THL}$ = (0.75 ns/pF) $C_L$ + 12.5 ns $t_{TLH}$ , $t_{THL}$ = (0.65 ns/pF) $C_L$ + 9.5 ns	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	- - -	100 50 40	200 100 80	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) \text{ C}_{L} + 390 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) \text{ C}_{L} + 177 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) \text{ C}_{L} + 115 \text{ ns}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	- - -	475 210 140	770 300 215	ns
Clock Pulse Width	t <sub>WH</sub>	5.0 10 15	330 125 100	170 75 60	- - -	ns
Clock Pulse Frequency	f <sub>cl</sub>	5.0 10 15	- - -	3.0 6.7 8.3	1.5 4.0 5.3	MHz
Clock Pulse Rise and Fall Time	t <sub>TLH</sub> , t <sub>THL</sub>	5.0 10 15	See (Note 7)		_	
Data to Clock Setup Time	t <sub>su</sub>	5.0 10 15	0 10 15	- 40 - 15 0	- - -	ns
Data to Clock Hold Time	t <sub>h</sub>	5.0 10 15	150 75 35	75 25 10	- - -	ns
Write Enable to Clock Setup Time	t <sub>su</sub>	5.0 10 15	400 200 110	170 65 50	- - -	ns
Write Enable to Clock Release Time	t <sub>rel</sub>	5.0 10 15	380 180 100	160 55 40	- - -	ns

- 5. The formulas given are for the typical characteristics only at 25°C.
  6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
- 7. When shift register sections are cascaded, the maximum rise and fall time of the clock input should be equal to or less than the rise and fall time of the data outputs, driving data inputs, plus the propagation delay of the output driving stage.





Figure 1. Power Dissipation Test Circuit and Waveform



(Output being tested should be in the high-logic state)

(Output being tested should be in the low-logic state)

Figure 2. Typical Output Source Current Characteristics Test Circuit

Figure 3. Typical Output Sink Current Characteristics Test Circuit






Figure 4. AC Test Waveforms



#### PACKAGE DIMENSIONS

# SOIC-16 WB CASE 751G-03 ISSUE D




#### NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M. 1994.
- DIMENSIONS D AND E DO NOT INLCUDE
- DIMENSIONS D AND E DO NOT INLCODE
  MOLD PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.13 TOTAL IN
  EXCESS OF THE B DIMENSION AT MAXIMUM
  MATERIAL CONDITION MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
С	0.23	0.32				
D	10.15	10.45				
Е	7.40	7.60				
е	1.27 BSC					
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
q	0 °	7 °				

# **SOLDERING FOOTPRINT**



ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, a customer application in which the product of the respective products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**ON Semiconductor:** 

MC14517BDWG MC14517BDWR2G