

## CDCV304-EP

SCAS927A - MARCH 2012

## 200-MHz GENERAL-PURPOSE CLOCK BUFFER, PCI-X COMPLIANT


Check for Samples: CDCV304-EP

#### FEATURES

- General-Purpose and PCI-X 1:4 Clock Buffer
- Operating Frequency
  - 0 MHz to 200 MHz General-Purpose
- Low Output Skew: <100 ps
- Distributes One Clock Input to One Bank of Four Outputs
- Output Enable Control that Drives Outputs Low when OE is Low
- Operates from Single 3.3-V Supply or 2.5-V
  Supply
- PCI-X Compliant
- 8-Pin TSSOP Package

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in -40°C/105°C Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability




(1) Custom temperature ranges available

### DESCRIPTION

The CDCV304 is a high-performance, low-skew, general-purpose PCI-X compliant clock buffer. It distributes one input clock signal (CLKIN) to the output clocks (1Y[0:3]). It is specifically designed for use with PCI-X applications. The CDCV304 operates at 3.3 V and 2.5 V and is therefore compliant to the 3.3-V PCI-X specifications.

The CDCV304 is characterized for operation from -40°C to 105°C.

#### FUNCTIONAL BLOCK DIAGRAM



#### **Table 1. FUNCTION TABLE**

INPUTS		OUTPUTS
CLKIN	OE	1Y[0:3]
L	L	L
Н	L	L
L	Н	L
Н	Н	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## CDCV304-EP



#### SCAS927A - MARCH 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### Table 2. ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-40°C to 105°C	TSSOP - PW	CDCV304TPWREP	C304T	V62/12618-01XE

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

#### **TERMINAL FUNCTIONS**

	TERMINAL	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
1Y[0:3]	3, 5, 7, 8	0	Buffered output clocks		
CLKIN	1	Ι	Input reference frequency		
GND	4	Power	Ground		
OE	2	Ι	Output enable control		
V <sub>DD</sub>	6	Power	Supply		

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	UNIT
Supply voltage range, V <sub>DD</sub>	–0.5 V to 4.3 V
Input voltage range, V <sub>I</sub> <sup>(2) (3)</sup>	–0.5 V to V <sub>DD</sub> + 0.5 V
Output voltage range, $V_0^{(2)(3)}$	–0.5 V to V <sub>DD</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	±50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DD</sub> )	±50 mA
Continuous total output current, $I_O (V_O = 0 \text{ to } V_{DD})$	±50 mA
Storage temperature range T <sub>stg</sub>	–65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This value is limited to 4.6 V maximum.

		CDCV304	
	THERMAL METRIC <sup>(1)</sup>		UNITS
		8 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	175.8	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	61.8	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	104.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	7.7	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	102.6	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2.3		3.6	V
Low-level input voltage, V <sub>IL</sub>				$0.3  ext{ x V}_{ ext{DD}}$	V
High-level input voltage, V <sub>IH</sub>		0.7 x V <sub>DD</sub>			V
Input voltage, V <sub>I</sub>		0		$V_{DD}$	V
	V <sub>DD</sub> = 2.5 V			-12	~ ^
High-level output current, I <sub>OH</sub>	V <sub>DD</sub> = 3.3 V			-24	mA
Low-level output current, IOI	V <sub>DD</sub> = 2.5 V			12	m۸
Edw-level output current, IOL	V <sub>DD</sub> = 3.3 V			24	mA
Operating free-air temperature, T	A	-40		105	°C

#### TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f <sub>clk</sub>	Clock frequency		0		200	MHz

Texas Instruments

www.ti.com

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CC	TEST CONDITIONS		TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub> Input voltage		V <sub>DD</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2	V
		V <sub>DD</sub> = min to max,	I <sub>OH</sub> = -1 mA	$V_{DD} - 0.3$			
\ <i>\</i>	OH High-level output voltage	V <sub>DD</sub> = 2.3 V,	$I_{OH} = -8 \text{ mA}$	1.78			V
VOH		V <sub>DD</sub> = 3 V,	I <sub>OH</sub> = -24 mA	1.90			V
		V <sub>DD</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2.30			
		V <sub>DD</sub> = 2.3 V,	I <sub>OL</sub> = 8 mA			0.51	
v		V <sub>DD</sub> = min to max,	I <sub>OL</sub> = 1 mA			0.20	V
V <sub>OL</sub>	Low-level output voltage	$V_{DD} = 3 V,$	I <sub>OL</sub> = 24 mA			0.84	
		V <sub>DD</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.60	
	Lligh lovel output ourrest	V <sub>DD</sub> = 3 V,	$V_{O} = 1 V$	-45			A
I <sub>OH</sub>	High-level output current	V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V		-55		mA
		V <sub>DD</sub> = 3 V,	$V_0 = 2 V$	54			A
I <sub>OL</sub>	Low-level output current	V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V		70		mA
l <sub>l</sub>	Input current	$V_{I} = V_{O} \text{ or } V_{DD}$				±5	μA
		f = 67 MHz,	$V_{DD} = 2.7 V$			28	A
I <sub>DD</sub>	Dynamic current, see	f = 67 MHz,	V <sub>DD</sub> = 3.6 V			37	mA
CI	Input capacitance	V <sub>DD</sub> = 3.3 V,	$V_I = 0 V \text{ or } V_{DD}$		3		pF
Co	Output capacitance	V <sub>DD</sub> = 3.3 V,	$V_{I} = 0 V \text{ or } V_{DD}$		3.2		pF

(1) All typical values are with respect to nominal  $V_{DD}$  and  $T_A$  = 25°C.



#### SWITCHING CHARACTERISTICS

 $V_{DD} = 2.5 \text{ V} \pm 10\%$ , C<sub>I</sub> = 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Low-to-high propagation delay	See Figure 1 and Figure 2	2	2.9	4.5	
t <sub>PHL</sub>	High-to-low propagation delay	See Figure 1 and Figure 2	2	3	4.5	ns
t <sub>sk(o)</sub>	Output skew <sup>(2)</sup>	See Figure 3		50	150	ps
t <sub>r</sub>	Output rise slew rate <sup>(3)</sup>		1	2.2	4	V/ns
t <sub>f</sub>	Output fall slew rate <sup>(3)</sup>		1	2.2	4	V/ns

 $\begin{array}{ll} \mbox{(1)} & \mbox{All typical values are with respect to nominal V_{DD}. \\ \mbox{(2)} & \mbox{The } t_{sk(o)} \mbox{ specification is only valid for equal loading of all outputs and } T_A = -40^\circ C \mbox{ to } 85^\circ C. \\ \mbox{(3)} & \mbox{This symbol is according to PCI-X terminology.} \end{array}$ 

#### SWITCHING CHARACTERISTICS

 $V_{DD}$  = 3.3 V ± 10%, C<sub>L</sub>= 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
t <sub>PLH</sub>	Low-to-high propagation delay	See Figure 1 and Figure 2	1.8	2.4	3.8	2	
t <sub>PHL</sub>	High-to-low propagation delay	See Figure 1 and Figure 2	1.8	2.5	3.8	ns	
t <sub>sk(o)</sub>	Output skew <sup>(2)</sup>			50	100	ps	
		12 kHz to 5 MHz, $f_{out}$ = 30.72 MHz		63		fa	
t <sub>jitter</sub>	Additive phase jitter from input to output 1Y0	12 kHz to 20 MHz, f <sub>out</sub> = 125 MHz		56		fs rms	
t <sub>sk(p)</sub>	Pulse skew	$V_{IH} = V_{DD}, V_{IL} = 0 V$		180		ps	
t <sub>sk(pr)</sub>	Process skew			0.2		ns	
t <sub>sk(pp)</sub>	Part-to-part skew			0.25		ns	
	Cleak high time, and Figure 4	66 MHz	6			2	
t <sub>high</sub>	Clock high time, see Figure 4	140 MHz	2.2			ns	
	Clash law time, and Figure 4	66 MHz	6				
t <sub>low</sub>	Clock low time, see Figure 4	140 MHz	3			ns	
t <sub>r</sub>	Output rise slew rate <sup>(3)</sup>		1	2.7	4	V/ns	
t <sub>f</sub>	Output fall slew rate <sup>(3)</sup>		1	2.7	4	V/ns	


(1) All typical values are with respect to nominal V<sub>DD</sub>. (2) The t<sub>sk(o)</sub> specification is only valid for equal loading of all outputs and and  $T_A = -40^{\circ}$ C to 85°C. (3) This symbol is according to PCI-X terminology.

TEXAS INSTRUMENTS

www.ti.com

SCAS927A - MARCH 2012

#### PARAMETER MEASUREMENT INFORMATION










Figure 2. Voltage Waveforms Propagation Delay ( $t_{pd}$ ) Measurements





▶   /
≠↓
0.4 V <sub>DD</sub> ak (Minimum)
+

A. All parameters in Figure 4 are according to PCI-X 1.0 specifications.


Figure 4. Clock Waveform

6



## CDCV304-EP

SCAS927A - MARCH 2012





6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCV304TPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	Samples
V62/12618-01XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

6-Feb-2020

#### OTHER QUALIFIED VERSIONS OF CDCV304-EP :

Catalog: CDCV304

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV304TPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

12-Feb-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV304TPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0

## **PW0008A**



## **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



## PW0008A

## **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0008A

## **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated