


FEATURES

- Available in the Texas Instruments NanoFree[™] Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O **Tolerant to Support Mixed-Mode Signal** Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable .
- Max t_{pd} of 1.5 ns at 1.8 V

- Low Power Consumption, 10-µA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V V_{CC}, but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

SCES537D-DECEMBER 2003-REVISED JUNE 2007

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUC1G74YZPR	LID
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free)	Reel of 3000	SN74AUC1G74YZTR	UP_
	QFN – RSE	Reel of 3000	SN74AUC1G74RSER	UP
	SSOP – DCT	Reel of 3000	SN74AUC1G74DCTR	U74
	VSSOP – DCU	Reel of 3000	SN74AUC1G74DCUR	U74_

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(3) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. DCU: The actual top-side marking has one additional character that designates the assembly/test site. YZP/YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

	INP	UTS		OUT	PUTS			
PRE	CLR	CLK	D	Q				
L	Н	Х	Х	Н	L			
Х	L	Х	Х	L	Н			
Н	Н	\uparrow	Н	н	L			
Н	Н	\uparrow	L	L	Н			
Н	Н	L	Х	Q ₀	<u>Q</u> 0			

FUNCTION TABLE

LOGIC DIAGRAM (POSITIVE LOGIC)



A. Pin numbers shown are for the DCT, DCU, YZP, and YZT packages only.



SCES537D-DECEMBER 2003-REVISED JUNE 2007

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	3.6	V
VI	Input voltage range ⁽²⁾		-0.5	3.6	V
Vo	Voltage range applied to any output in the	he high-impedance or power-off state ⁽²⁾	-0.5	3.6	V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±20	mA
	Continuous current through V_{CC} or GND)		±100	mA
		DCT package		220	
0	Package thermal impedance ⁽³⁾	DCU package		227	°C/W
θ_{JA}		RSE package		253	-0/00
		YZP/YZT package		102	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (2)

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	2.7	V
		$V_{CC} = 0.8 V$	V _{CC}		
VIH	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	$0.65 imes V_{CC}$		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		$V_{CC} = 0.8 V$		0	
VIL	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
I _{OH}	High-level output current	$V_{CC} = 1.4 V$		-5	mA
		V _{CC} = 1.65 V		-8	
		$V_{CC} = 2.3 V$		-9	
		$V_{CC} = 0.8 V$		0.7	
		V _{CC} = 1.1 V		3	
I _{OL}	Low-level output current	$V_{CC} = 1.4 V$		5	mA
		$V_{CC} = 1.65 V$		8	
		$V_{CC} = 2.3 V$		9	
		$V_{CC} = 0.8 \text{ V to } 1.65 \text{ V}^{(2)}$		20	
Δt/Δv	Input transition rise or fall rate	V_{CC} = 1.65 V to 2.3 V ⁽³⁾		20	ns/V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}^{(3)}$		20	
T _A	Operating free-air temperature	·	-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) The data was taken at $C_L = 15 \text{ pF}$, $R_L = 2 \text{ k}\Omega$ (see Figure 1). (3) The data was taken at $C_L = 30 \text{ pF}$, $R_L = 500 \Omega$ (see Figure 1).

SCES537D-DECEMBER 2003-REVISED JUNE 2007

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾ MAX	UNIT
	I _{OH} = -100 μA	0.8 V to 2.7 V	V _{CC} – 0.1	
	$I_{OH} = -0.7 \text{ mA}$	0.8 V	0.55	
M	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8	V
V _{OH}	$I_{OH} = -5 \text{ mA}$	1.4 V	1	v
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2	
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8	
	I _{OL} = 100 μA	0.8 V to 2.7 V	0.2	
	I _{OL} = 0.7 mA	0.8 V	0.25	
M	I _{OL} = 3 mA	1.1 V	0.3	V
V _{OL}	I _{OL} = 5 mA	1.4 V	0.4	v
	I _{OL} = 8 mA	1.65 V	0.45	
	I _{OL} = 9 mA	2.3 V	0.6	
II All inputs	$V_1 = V_{CC}$ or GND	0 to 2.7 V	5	μA
l _{off}	$V_{I} \text{ or } V_{O} = 2.7 \text{ V}$	0	±10	μA
I _{CC}	$V_1 = V_{CC} \text{ or } GND, \qquad I_O = 0$	0.8 V to 2.7 V	10	μA
CI	$V_1 = V_{CC}$ or GND	2.5 V	2.5	pF

(1) All typical values are at $T_A = 25^{\circ}C$.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} = 0.8 V	V _{CC} = ± 0.	1.2 V 1 V	V _{CC} = ± 0.		V _{CC} = ± 0.1		V _{CC} = ± 0.		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency		50		200		225		250		275	MHz	
		CLK	2	1		1		1		1		
t _w	t _w Pulse duration	PRE or CLR low	5	1.5		1		1		1		ns
		Data	2.2	0.6		0.5		0.5		0.4		
t _{su}	t_{su} Setup time before CLK [↑]	PRE or CLR inactive	2.9	1.6		0.9		0.7		0.4		ns
t _h	Hold time, data after CLK [↑]		1.2	0.5		0.4		0.3		0.3		ns

Switching Characteristics

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.	1.5 V 1 V		c = 1.8 : 0.15 V		V _{CC} = ± 0.		UNIT
	(INPUT)		TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			50	200		225		250			275		MHz
	CLK	Q	10.3	1.7	3.7	1.2	2.5	1	1.2	1.7	0.8	1.2	
t _{pd}	CLK	Q	9.6	1	3.8	1	3	0.9	1.1	1.5	0.7	1.1	ns
	PRE or CLR	Q or \overline{Q}	12.9	2	4.5	0.9	3.1	1.1	1.5	2.2	0.9	1.5	



SCES537D-DECEMBER 2003-REVISED JUNE 2007

Switching Characteristics

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO		c = 1.8 0.15 \		V _{CC} = ± 0.	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
f _{max}			250			275		ns
	CLK	Q	1.5	1.9	2.4	1.4	1.8	
t _{pd}	ULK	Q	1.4	1.9	2.4	1.3	1.8	ns
	PRE or CLR	Q or \overline{Q}	1.7	2.2	2.8	1.5	2.1	

Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER TES CONDIT		V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
C _{pd}	Power dissipation capacitance	f = 10 MHz	35	36	39	44	59	pF

SCES537D-DECEMBER 2003-REVISED JUNE 2007



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74AUC1G74DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U74 Z	Samples
SN74AUC1G74DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(74, U74Q, U74R) UZ	Samples
SN74AUC1G74DCURE4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U74R	Samples
SN74AUC1G74DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	U74R	Samples
SN74AUC1G74RSER	ACTIVE	UQFN	RSE	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	UP	Samples
SN74AUC1G74YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	UPN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

6-Feb-2020

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUC1G74DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74AUC1G74DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
SN74AUC1G74DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC1G74DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUC1G74RSER	UQFN	RSE	8	3000	179.0	8.4	1.7	1.7	0.76	4.0	8.0	Q2
SN74AUC1G74YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUC1G74DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
SN74AUC1G74DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
SN74AUC1G74DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC1G74DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUC1G74RSER	UQFN	RSE	8	3000	203.0	203.0	35.0
SN74AUC1G74YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




DCT0008A



PACKAGE OUTLINE

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-187.




DCT0008A

EXAMPLE BOARD LAYOUT

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCT0008A

EXAMPLE STENCIL DESIGN

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



RSE0008A



PACKAGE OUTLINE

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




RSE0008A

EXAMPLE BOARD LAYOUT

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



RSE0008A

EXAMPLE STENCIL DESIGN

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated