# SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024J-JULY 1995-REVISED OCTOBER 2004


#### **FEATURES**

- Member of the Texas Instruments Widebus™
   Family
- UBT<sup>™</sup> Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Modes
- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 3.9 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### **DESCRIPTION/ORDERING INFORMATION**

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.



Data flow for B to A is similar to that of A to B, but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and  $\overline{\text{OEBA}}$  is active low).

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH16501DL	ALVCH16501	
	330F - DL	Tape and reel	SN74ALVCH16501DLR	ALVONTOSUT	
-40°C to 85°C	TSSOP - DGG	Tape and reel	nd reel SN74ALVCH16501DGGR		
	VFBGA - GQL	Tone and real	SN74ALVCH16501KR	VH501	
	VFBGA - ZQL (Pb-free)	Tape and reel	74ALVCH16501ZQLR		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT are trademarks of Texas Instruments.


SCES024J-JULY 1995-REVISED OCTOBER 2004



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



#### **TERMINAL ASSIGNMENTS**

	1	2	3	4	5	6
Α	A1	LEAB	OEAB	GND	CLKAB	B1
В	А3	A2	GND	GND	B2	В3
С	A5	A4	V <sub>CC</sub>	$V_{CC}$	B4	B5
D	A7	A6	GND	GND	В6	В7
E	A9	A8			B8	В9
F	A10	A11			B11	B10
G	A12	A13	GND	GND	B13	B12
Н	A14	A15	V <sub>CC</sub>	$V_{CC}$	B15	B14
J	A16	A17	GND	GND	B17	B16
K	A18	OEBA	LEBA	GND	CLKBA	B18


SCES024J-JULY 1995-REVISED OCTOBER 2004



	_								
	INPUTS								
OEAB	OEAB LEAB CLKAB A								
L	Х	Х	Х	Z					
Н	Н	X	L	L					
Н	Н	X	Н	Н					
Н	L	$\uparrow$	L	L					
Н	L	$\uparrow$	Н	Н					
Н	L	Н	Χ	B <sub>0</sub> <sup>(2)</sup> B <sub>0</sub> <sup>(3)</sup>					
Н	L	L	X	B <sub>0</sub> <sup>(3)</sup>					

- (1) A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were
- established, provided that CLKAB was high before LEAB went low Output level before the indicated steady-state input conditions were established

# **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DGG and DL packages.

# SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024J-JULY 1995-REVISED OCTOBER 2004



# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	4.6	V
\/	Input valtage range	Except I/O ports (2)	-0.5	4.6	V
VI	Input voltage range	I/O ports (2) (3)	-0.5	V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
$I_{OK}$	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub>	or GND		±100	mA
		DGG package		64	
$\theta_{JA}$	Package thermal impedance (4)	DL package		56	°C/W
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage		0	V <sub>CC</sub>	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-4		
	I Pate Java Laudaud aumand	High level entered entered	V <sub>CC</sub> = 2.3 V		-12	A
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Law law law day day day	V <sub>CC</sub> = 2.3 V		12		
I <sub>OL</sub>	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	mA	
	V <sub>CC</sub> = 3 V			24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



SCES024J-JULY 1995-REVISED OCTOBER 2004

## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAM	IETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT		
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2				
		I <sub>OH</sub> = -4 mA	1.65 V	1.2				
		I <sub>OH</sub> = -6 mA	2.3 V	2				
V <sub>OH</sub>			2.3 V	1.7		V		
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
			3 V	2.4				
		I <sub>OH</sub> = -24 mA	3 V	2				
		$I_{OL} = 100 \mu A$	1.65 V to 3.6 V		0.2			
		I <sub>OL</sub> = 4 mA	1.65 V		0.45			
V		$I_{OL} = 6 \text{ mA}$	2.3 V		0.4	V		
V <sub>OL</sub>		1 12 m/s	2.3 V		0.7	V		
		I <sub>OL</sub> = 12 mA	2.7 V		0.4			
		I <sub>OL</sub> = 24 mA	3 V		0.55			
I <sub>I</sub>		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ		
		V <sub>I</sub> = 0.58 V	1.65 V	25				
		V <sub>I</sub> = 1.07 V	1.65 V	-25				
		V <sub>I</sub> = 0.7 V	2.3 V	45				
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ		
		V <sub>I</sub> = 0.8 V	3 V	75				
		V <sub>I</sub> = 2 V	3 V	-75				
		$V_I = 0 \text{ V to } 3.6 \text{ V}^{(2)}$	3.6 V		±500			
I <sub>OZ</sub> (3)		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ		
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ		
$\Delta I_{CC}$		One input at $V_{CC}$ - 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 3.6 V		750	μΑ		
C <sub>i</sub> Con	trol inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		4	pF		
C <sub>io</sub> A or	B ports	$V_O = V_{CC}$ or GND	3.3 V		8	pF		

#### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

					V <sub>CC</sub> = 2.5 V ± 0.2 V						2.7 V	V <sub>CC</sub> = 3 ± 0.3		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX					
f <sub>clock</sub>	Clock frequency				150		150		150	MHz				
	. 5	LE high		3.3		3.3		3.3						
t <sub>w</sub>	Pulse duration	CLK high or low		3.3		3.3		3.3		ns				
		Data before CLK↑		2.2		2.1		1.7						
t <sub>su</sub>	Setup time	Setup time  Data before LE↓	CLK high	1.9		1.6		1.5		ns				
		Data before LEV	CLK low	1.3		1.1		1						
	t <sub>h</sub> Hold time	Data after CLK↑		0.6		0.6		0.7						
чh		Data after LE↓	CLK high or low	1.4		1.7		1.4		ns				

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

# SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024J-JULY 1995-REVISED OCTOBER 2004



# **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTBUT)	V <sub>CC</sub> = 2 ± 0.2	2.5 V V	V <sub>CC</sub> = 2	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
	A or B	B or A	1	4.8		4.5	1	3.9	
t <sub>pd</sub>	LE	A or B	1.1	5.7		5.3	1.3	4.6	ns
	CLK	AUID	1.2	6.1		5.6	1.4	4.9	
t <sub>en</sub>	OEAB	В	1	5.8		5.3	1	4.6	ns
t <sub>dis</sub>	OEAB	В	1.5	6.2		5.7	1.4	5	ns
t <sub>en</sub>	OEBA	Α	1.3	6.3		6	1.1	5	ns
t <sub>dis</sub>	OEBA	Α	1.3	5.3		4.6	1.3	4.2	ns


# **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
_	Davier dissination consistence	Outputs enabled	C 50 - 5 4 40 MH-	44	54	
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	Outputs disabled C <sub>L</sub> = 50 pF, f = 10 MHz		6	pF




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V	IN	PUT	V	v		В	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\!\scriptscriptstyle \Delta}$
1.8 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74ALVCH16501DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16501	Samples
74ALVCH16501ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	VH501	Samples
SN74ALVCH16501DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16501	Samples
SN74ALVCH16501DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16501	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

15-Apr-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Feb-2019

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCH16501ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74ALVCH16501DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 12-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVCH16501ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	350.0	350.0	43.0
SN74ALVCH16501DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0

# DL (R-PDSO-G56)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





PLASTIC BALL GRID ARRAY



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated