# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171G - OCTOBER 1993 - REVISED MARCH2009

- Meets or Exceeds the EIA Standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V.11
- Designed to Operate With Pulse Durations as Short as 20 ns
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Input Sensitivity . . . ±200 mV
- Low-Power Consumption . . . 20 mA Max
- Open-Circuit Fail-Safe Design
- Common-Mode Input Voltage Range of –7 V to 12 V
- Pin Compatible With SN75175 and LTC489

#### D, DW, OR N PACKAGE (TOP VIEW) 16 VCC 1В [ 1А Г 2 15 4B 3 1Y 🛮 14∏ 4A 1,2EN [] 4 13 **1** 4Y 2Y [ 5 123,4EN 11 3Y 2A 🛮 2B 🛮 7 10 3A 9**∏** 3B 8 GND [

#### description

The SN65LBC175 and SN75LBC175 are monolithic, quadruple, differential line receivers with 3-state outputs designed to meet the requirements of the EIA standards RS-422-A, RS-423-A, RS-485, and CCITT Recommendation V.11. The devices are optimized for balanced multipoint bus transmission at data rates up to and exceeding 10 million bits per second. The receivers are enabled in pairs, with an active-high enable input. Each differential receiver input features high impedance, hysteresis for increased noise immunity, and sensitivity of ±200 mV over a common-mode input voltage range of 12 V to −7 V. The fail-safe design ensures that when the inputs are open-circuited, the outputs are always high. Both devices are designed using the TI proprietary LinBiCMOS™technology allowing low power consumption, high switching speeds, and robustness.

These devices offer optimum performance when used with the SN75LBC172 or SN75LBC174 quadruple line drivers. The SN65LBC175 is available in the 16-pin DIP (N), small-outline package (D), and the wide small-outline package (DW). The SN75LBC175 is available in the 16-pin DIP (N) and the small-outline package (D).

The SN65LBC175 is characterized over the industrial temperature range of –40°C to 85°C. The SN75LBC175 is characterized for operation over the commercial temperature range of 0°C to 70°C.

#### **AVAILABLE OPTIONS**

DACKACE	TEMPERATURE RANGE						
PACKAGE	0°C to 70°C	-40°C to 85°C					
SOIC	SN75LBC175D	SN65LBC175D					
Wide SOIC	_	SN65LBC175DW					
PDIP	SN75LBC175N	SN65LBC175N					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments.




## logic symbol†

#### 1,2EN ΕN ⅎ 1A 1Y 1 1B 2A 7 2Y 2B 12 3,4EN ΕN ⅎ 10 11 3A 3Y 9 3B 14 4A 13 15 4B

# <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)




# FUNCTION TABLE (each receiver)

DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y
V <sub>ID</sub> ≥ 0.2 V	Н	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Н	?
$V_{ID} \le -0.2 V$	Н	L
X	L	Z
Open circuit	Н	Н

H = high level, L = low level, X = irrelevant,

Z = high impedance (off), ? = indeterminate

### schematics of inputs and outputs





# SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171G - OCTOBER 1993 - REVISED MARCH2009

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see	Note 1)	0.3 V to 7 V
Input voltage, V <sub>I</sub> (A or B inputs)		±25 V
Differential input voltage, V <sub>ID</sub> (se	ee Note 2)	
		$-0.3 \text{ V to V}_{CC} + 0.5 \text{ V}$
Continuous total dissipation		See Dissipation Rating Table
Operating free-air temperature ra	ange, T <sub>A</sub> : SN65LBC175	–40°C to 85°C
	SN75LBC175	0°C to 70°C
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C
Electrostatic Discharge (ESD):		
<b>5</b> , ,	Machine Model (MM)	
		1.5 kV

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	A		T <sub>A</sub> = 85°C POWER RATING
D	1100 mW	8.7 mW/°C	709 mW	578 mW
DW	1200 mW	9.6 mW/°C	770 mW	625 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V	
Common-mode input voltage, V <sub>IC</sub>	-7		12	V	
Differential input voltage, V <sub>ID</sub>			±6	V	
High-level input voltage, VIH	FALCONIA	2			V
Low-level input voltage, V <sub>IL</sub>	EN inputs			8.0	V
High-level output current, IOH					
Low-level output current, IOL				8	mA
Operating free-air temperature, T <sub>A</sub>	SN65LBC175	-40		85	00
	SN75LBC175		•	70	°C

NOTES: 1. All voltage values are with respect to GND.

<sup>2.</sup> Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

## SN65LBC175, SN75LBC175 QUADRUPLE LOW-POWER DIFFERENTIAL LINE RECEIVERS

SLLS171G - OCTOBER 1993 - REVISED MARCH2009

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TE	ST CONDITION	ONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input three	shold voltage	$I_O = -8 \text{ mA}$					0.2	V
VIT-	Negative-going input three	eshold voltage	IO = 8 mA			-0.2			V
V <sub>hys</sub>	Hysteresis voltage (VIT-	- VIT_)					45		mV
VIK	Enable input clamp volta	ge	I <sub>I</sub> = –18 mA				-0.9	-1.5	V
Vон	High-level output voltage		V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -8 m/	A	3.5	4.5		V
VOL			$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA			0.3	0.5	V
loz	High-impedance-state or	tput current	$V_O = 0 V \text{ to } V_{CC}$					±20	μΑ
			V <sub>IH</sub> = 12 V,	$V_{CC} = 5 V$	Other inputs at 0 V		0.7	1	
١.			V <sub>IH</sub> = 12 V,	$V_{CC} = 0 V$	Other inputs at 0 V		0.8	1	
11	Bus input current	A or B inputs	$V_{IH} = -7 V$ ,	V <sub>CC</sub> = 5 V,	Other inputs at 0 V		-0.5	-0.8	mA
			$V_{IH} = -7 V$ ,	$V_{CC} = 0 V$	Other inputs at 0 V		-0.4	-0.8	
lн	High-level enable input of	urrent	V <sub>IH</sub> = 5 V					±20	μΑ
IIL	Low-level enable input co	urrent	V <sub>IL</sub> = 0 V					-20	μΑ
los	Short-circuit output current		V <sub>O</sub> = 0				-80	-120	mA
laa			Outputs enabled,	I <sub>O</sub> = 0,	V <sub>ID</sub> = 5 V		11	20	m ^
ICC	Supply current		Outputs disabled				0.9	1.4	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

## switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	11	22	30	ns
tPLH	Propagation delay time, low- to high-level output	See Figure 1	11	22	30	ns
<sup>t</sup> PZH	Output enable time to high level	See Figure 2		17	30	ns
tPZL	Output enable time to low level	See Figure 3		18	30	ns
tPHZ	Output disable time from high level	See Figure 2		30	40	ns
tPLZ	Output disable time from low level	See Figure 3		23	30	ns
tsk(p)	Pulse skew ( tpHL - tpLH )	See Figure 2		4	6	ns
t <sub>t</sub>	Transition time	See Figure 1		3	10	ns

#### PARAMETER MEASUREMENT INFORMATION





Figure 1. t<sub>PLH</sub> and t<sub>PHL</sub> Test Circuit and Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{\Gamma} \le 6$  ns,  $t_$ 

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.

Figure 2. t<sub>PHZ</sub> and t<sub>PZH</sub> Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION




**TEST CIRCUIT** 


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{\Gamma} \le 6$  ns,  $t_$ 

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.


Figure 3. tpzL and tpLZ Test Circuit and Voltage Waveforms


#### TYPICAL CHARACTERISTICS







#### TYPICAL CHARACTERISTICS





**INPUT CURRENT** vs **INPUT VOLTAGE** (COMPLEMENTARY INPUT AT 0 V)








Figure 8

Figure 9





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LBC175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC175	Samples
SN65LBC175N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	SN65LBC175N	Samples
SN75LBC175D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC175	Samples
SN75LBC175DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LBC175	Samples
SN75LBC175N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN75LBC175N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





6-Feb-2020

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN75LBC175:

Military: SN55LBC175

NOTE: Qualified Version Definitions:

Military - QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC175DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LBC175DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN75LBC175DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 26-Feb-2019



\*All dimensions are nominal

_								
ſ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN65LBC175DR	SOIC	D	16	2500	333.2	345.9	28.6
	SN65LBC175DWR	SOIC	DW	16	2000	350.0	350.0	43.0
	SN75LBC175DR	SOIC	D	16	2500	333.2	345.9	28.6

## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated