

PI74FCT543T/544T (25Ω Series) PI74FCT2543T

> Fast CMOS Latched Transceivers

## **Product Features:**

- PI74FCT543T/544/2543T is pin compatible with bipolar FAST<sup>TM</sup> Series at a higher speed and lower power consumption
- $25\Omega$  series resistor on all outputs •
- TTL input and output levels
- Low ground bounce outputs
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
  - 24-pin 300 mil wide plastic DIP (P)
  - -24-pin 150 mil wide plastic QSOP(Q)
  - 24-pin 150 mil wide plastic TQSOP(R)
  - 24-pin 300 mil wide plastic SOIC (S)
- Device models available on request

## **Product Description:**

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades. All PI74FCT2XXX devices have a built-in 25 ohm series resistor on all outputs to reduce noise because of reflections, thus eliminating the need for an external terminating resistor.

The PI74FCT543T/544T and PI74FCT2543T is an 8-bit wide non-inverting transceiver designed with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{CEAB}$ ) input must be LOW in order to enter data from A0-A7 or to take data from B0–B7, as indicated in the Truth Table. With  $\overline{CEAB}$ LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the CEAB, LEAB, and  $\overline{OEAB}$  inputs. The PI74FCT543T is a noninverting of the PI74FCT544T.



# PI74FCT543/544/2543T Logic Block Diagram



PI74FCT543T/544T (25Ω Series) PI74FCT2543T LATCHED TRANSCEIVERS

## PI74FCT543/544/2543T Product Pin Configuration



# **Product Pin Description**

| Pin Name    | Description                                  |
|-------------|--|
| OEAB        | A-to-B Output Enable Input (Active LOW)      |
| <b>OEBA</b> | B-to-A Output Enable Input (Active LOW)      |
| CEAB        | A-to-B Enable Input (Active LOW)             |
| CEBA        | B-to-A Enable Input (Active LOW)             |
| LEAB        | A-to-B Latch Enable Input (Active LOW)       |
| LEBA        | B-to-A Latch Enable Input (Active LOW)       |
| A0-A7       | A-to-B Data Inputs or B-to-A 3-State Outputs |
| B0-B7       | B-to-A Data Inputs or A-to-B 3-State Outputs |
| GND         | Ground                                       |
| Vcc         | Power  |

## PI74FCT543/2543T Truth Table (Non-Inverting)<sup>(1,2)</sup> For A-to-B (Symmetric with B-to-A)

| Inputs |      |             | Latch<br>Status | Output<br>Buffers  |  |  |
|--------|------|-------------|-----------------|--------------------|--|--|
| CEAB   | LEAB | <b>OEAB</b> | A-to-B          | B0–B7              |  |  |
| Н      |      |             | Storing         | High-Z             |  |  |
| _      | Н    |             | Storing         |                    |  |  |
|        |      | Н           |                 | High Z             |  |  |
| L      | L    | L           | Transparent     | Current A Inputs   |  |  |
| L      | Н    | L           | Storing         | Previous* A Inputs |  |  |

1. \*Before LEAB LOW-to-HIGH Transition

- H = HIGH Voltage Level
- L = LOW Voltage Level
- = Don't Care or Irrevelant
- 2. A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA, and OEBA.

# PERICOM

PI74FCT543T/544T (25Ω Series) PI74FCT2543T LATCHED TRANSCEIVERS

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature  |
|--|
| Ambient Temperature with Power Applied40°C to +85°C                  |
| Supply Voltage to Ground Potential (Inputs & Vcc Only)0.5V to +7.0V  |
| Supply Voltage to Ground Potential (Outputs & D/O Only)0.5V to +7.0V |
| DC Input Voltage0.5V to +7.0V  |
| DC Output Current 120 mA   |
| Power Dissipation  |

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Note:

| Parameters | Description           | Test Conditions <sup>(1)</sup>       |  |      | Typ <sup>(2)</sup> | Max. | Units |
|------------|-----------------------|--------------------------------------|--|------|--------------------|------|-------|
| Voh        | Output HIGH Voltage   | VCC = Min., VIN = VIH or VIL         | Iон = -15.0 mA                                     | 2.4  | 3.0                |      | V     |
| Vol        | Output LOW Current    | VCC = Min., VIN = VIH or VIL         | IOL = 64  mA                                       |      | 0.3                | 0.55 | V     |
| Vol        | Output LOW Current    | VCC = Min., VIN = VIH or VIL         | $I_{OL} = 12 \text{ mA} (25\Omega \text{ Series})$ |      | 0.3                | 0.50 | V     |
| VIH        | Input HIGH Voltage    | Guaranteed Logic HIGH Level          |  | 2.0  |                    |      | V     |
| VIL        | Input LOW Voltage     | Guaranteed Logic LOW Level           |  |      |                    | 0.8  | V     |
| Іін        | Input HIGH Current    | (Except I/O pins) Vcc = Max.         | VIN = VCC  |      |                    | 1    | μΑ    |
| IIL        | Input LOW Current     | (Except I/O pins) Vcc = Max.         | $V_{IN} = GND$                                     |      |                    | -1   | μΑ    |
| Іш         | Input HIGH Current    | (I/O pins Only) Vcc = Max.           | VIN = VCC  |      |                    | 1    | μΑ    |
| IIL        | Input LOW Current     | (I/O pins Only) Vcc = Max.           | $V_{IN} = GND$                                     |      |                    | -1   | μΑ    |
| Іоzн       | High Impedance        | $V_{CC} = M_{AX}.$                   | VOUT = 2.7V  |      |                    | 1    | μΑ    |
| Iozl       | Output Current        |                                      | VOUT = 0.5V  |      |                    | -1   | μΑ    |
| Vik        | Clamp Diode Voltage   | $V_{CC} = Min., I_{IN} = -18 mA$     | $V_{CC} = Min., I_{IN} = -18 \text{ mA}$           |      | -0.7               | -1.2 | V     |
| Ioff       | Power Down Disable    | $V_{CC} = GND, V_{OUT} = 4.5V$       |  |      | _                  | 100  | μΑ    |
| Ios        | Short Circuit Current | $V_{CC} = Max.^{(3)}, V_{OUT} = GND$ | -60  | -120 |                    | mA   |       |
| VH         | Input Hysteresis      |                                      |  |      | 200                |      | mV    |

#### **Capacitance** ( $T_A = 25^{\circ}C, f = 1 \text{ MHz}$ )

| Parameters <sup>(4)</sup> | Description        | Test Conditions | Тур | Max. | Units |
|---------------------------|--------------------|-----------------|-----|------|-------|
| Cin                       | Input Capacitance  | $V_{IN} = 0V$   | 6   | 10   | pF    |
| Cout                      | Output Capacitance | $V_{OUT} = 0V$  | 8   | 12   | pF    |

#### Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V,  $+25^{\circ}C$  ambient and maximum loading.

- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is determined by device characterization but is not production tested.



## **Power Supply Characteristics**

| Parameters | Description  | Test Conditions   | (1)                                 | Min. | <b>Typ</b> <sup>(2)</sup> | Max.                | Units      |  |
|------------|--|---|-------------------------------------|------|---------------------------|---------------------|------------|--|
| Icc        | Quiescent Power<br>Supply Current                  | Vcc = Max.  | VIN = GND<br>or Vcc                 |      | 0.1                       | 500                 | μΑ         |  |
| ΔΙcc       | Supply Current per<br>Input @ TTL HIGH             | Vcc = Max.  | $V_{IN} = 3.4 V^{(3)}$              |      | 0.5                       | 2.0                 | mA         |  |
| Ісср       | Supply Current per<br>Input per MHz <sup>(4)</sup> | $Vcc = Max.,$ $Outputs Open$ $\overline{CEAB} and \overline{OEAB} = GND$ $\overline{CEBA} = VCC$ $One Input Toggling$ $50\% Duty Cycle$   | $V_{IN} = V_{CC}$<br>$V_{IN} = GND$ |      | 0.15                      | 0.25                | mA/<br>MHz |  |
| Ic         | Total Power Supply<br>Current <sup>(6)</sup>       | Vcc = Max.,<br>Outputs Open<br>fcP = 10 MHz (LEAB)  | $V_{IN} = V_{CC}$ $V_{IN} = GND$    |      | 1.5                       | 3.5 <sup>(5)</sup>  | mA         |  |
|            |  | $\frac{50\% \text{ Duty Cycle}}{\overline{\text{CEAB}} \text{ and } \overline{\text{OEAB}} = \text{GND}}$ $\overline{\text{CEBA}} = \text{Vcc}$ $\text{fi} = 5 \text{ MHz}$ $\text{One Bit Toggling}$ | Vin = 3.4V<br>Vin = GND             |      | 2.0                       | 5.5 <sup>(5)</sup>  |            |  |
|            |  | $V_{CC} = Max.,$<br>Outputs Open<br>$f_{CP} = 10 \text{ MHz} (LEAB)$  | $V_{IN} = V_{CC}$ $V_{IN} = GND$    |      | 3.8                       | 7.3 <sup>(5)</sup>  |            |  |
|            |  | 50% Duty Cycle<br>$\overline{CEAB}$ and $\overline{OEAB} = GND$<br>$\overline{CEBA} = Vcc$<br>Eight Bits Toggling<br>fi = 2.5 MHz<br>50% Duty Cycle   | VIN = 3.4V<br>VIN = GND             |      | 6.0                       | 16.3 <sup>(5)</sup> |            |  |

#### Notes:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- 2. Typical values are at Vcc = 5.0V,  $+25^{\circ}C$  ambient.
- 3. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC =IQUIESCENT + INPUTS + IDYNAMIC
  - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fINI)$
  - Icc = Quiescent Current
  - $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
  - D<sub>H</sub> = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - f<sub>I</sub> = Input Frequency
  - NI = Number of Inputs at fI

All currents are in milliamps and all frequencies are in megahertz.



## PI74FCT543/2543T (non-inverting) Switching Characteristics over Operating Range

|              |   |                                     | 543T/ | 543T/2543T 543AT/2543. |      | 2543AT | 543CT/ | 2543CT | 543  | DT  |      |
|--------------|---|-------------------------------------|-------|------------------------|------|--------|--------|--------|------|-----|------|
|              |   |                                     | Com.  |                        | Com. |        | Com.   |        | Com. |     |      |
| Parameters   | Description   | ${\color{black}{Conditions^{(1)}}}$ | Min   | Max                    | Min  | Max    | Min    | Max    | Min  | Max | Unit |
| tPLH         | Propagation Delay Transparent   | $C_L = 50 \ pF$                     | 2.5   | 8.5                    | 2.5  | 6.5    | 2.5    | 5.3    | 2.5  | 4.4 | ns   |
| <b>t</b> PHL | Mode An to Bn or Bn to An   | $R_L=500\Omega$                     |       |                        |      |        |        |        |      |     |      |
| <b>t</b> PLH | Propagation Delay   |                                     | 2.5   | 12.5                   | 2.5  | 8.0    | 2.5    | 7.0    | 2.5  | 5.0 | ns   |
| <b>t</b> PHL | $\overline{\text{LEBA}}$ to AN, $\overline{\text{LEAB}}$ to BN                      |                                     |       |                        |      |        |        |        |      |     |      |
| tpzh         | Output Enable Time  |                                     | 2.0   | 12.0                   | 2.0  | 9.0    | 2.0    | 8.0    | 2.0  | 5.4 | ns   |
| <b>t</b> PZL | $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to AN or BN                    |                                     |       |                        |      |        |        |        |      |     |      |
|              | $\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to An or Bn                    |                                     |       |                        |      |        |        |        |      |     |      |
| tpzh         | Output Disable Time <sup>(3)</sup>  |                                     | 2.0   | 9.0                    | 2.0  | 7.5    | 2.0    | 6.5    | 2.0  | 4.3 | ns   |
| <b>t</b> PZL | $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to AN or BN                    |                                     |       |                        |      |        |        |        |      |     |      |
|              | $\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to An or Bn                    |                                     |       |                        |      |        |        |        |      |     |      |
| tsu          | Setup Time, HIGH or LOW   |                                     | 3.0   |                        | 2.0  | _      | 2.0    |        | 1.5  | _   | ns   |
|              | AN OF BN to $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$                    |                                     |       |                        |      |        |        |        |      |     |      |
| tH           | Hold Time, HIGH or LOW  |                                     | 2.0   |                        | 2.0  | _      | 2.0    |        | 1.5  |     | ns   |
|              | AN OF BN to $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$                    |                                     |       |                        |      |        |        |        |      |     |      |
| tw           | $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$ Pulse Width LOW <sup>(3)</sup> |                                     | 5.0   |                        | 5.0  | —      | 5.0    |        | 3.0  |     | ns   |

## PI74FCT544T (inverting) Switching Characteristics over Operating Range

|              |   |                           | 544T |      | 544    | AT  | 544  | СТ  |      |
|--------------|---|---------------------------|------|------|--------|-----|------|-----|------|
|              |   |                           | Co   | om.  | . Com. |     | Com. |     |      |
| Parameters   | Description   | Conditions <sup>(1)</sup> | Min  | Max  | Min    | Max | Min  | Max | Unit |
| tplh         | Propagation Delay Transparent   | $C_L = 50 \text{ pF}$     | 2.5  | 8.5  | 2.5    | 6.5 | 2.5  | 5.3 | ns   |
| <b>t</b> PHL | Mode An to Bn or Bn to An   | $R{\rm L}=500\Omega$      |      |      |        |     |      |     |      |
| <b>t</b> PLH | Propagation Delay   |                           | 2.5  | 12.5 | 2.5    | 8.0 | 2.5  | 7.0 | ns   |
| <b>t</b> PHL | $\overline{\text{LEBA}}$ to AN, $\overline{\text{LEAB}}$ to BN  |                           |      |      |        |     |      |     |      |
| <b>t</b> PZH | Output Enable Time  |                           | 2.0  | 12.0 | 2.0    | 9.0 | 2.0  | 8.0 | ns   |
| <b>t</b> PZL | $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to An or Bn  |                           |      |      |        |     |      |     |      |
|              | $\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to An or Bn  |                           |      |      |        |     |      |     |      |
| <b>t</b> PZH | Output Disable Time <sup>(3)</sup>  |                           | 2.0  | 9.0  | 2.0    | 7.5 | 2.0  | 6.5 | ns   |
| <b>t</b> PZL | $\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$ to An or Bn  |                           |      |      |        |     |      |     |      |
|              | $\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$ to An or Bn  |                           |      |      |        |     |      |     |      |
| tsu          | Setup Time, HIGH or LOW   |                           | 3.0  |      | 2.0    | _   | 2.0  |     | ns   |
|              | AN OF BN to $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$  |                           |      |      |        |     |      |     |      |
| tн           | Hold Time, HIGH or LOW  | 1                         | 2.0  |      | 2.0    |     | 2.0  |     | ns   |
|              | AN OF BN tO LEBA OF LEAB  |                           |      |      |        |     |      |     |      |
| tw           | $\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$ Pulse Width $\text{LOW}^{\scriptscriptstyle{(3)}}$ |                           | 5.0  |      | 5.0    |     | 5.0  |     | ns   |

#### Notes:

1. See test circuit and wave forms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not production tested.

#### Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com