

## HIGH-SPEED 3.3V 32K x 16 DUAL-PORT STATIC RAM

## LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018


## Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
  - Commercial: 15/20/25/35/55ns (max.)
- Industrial: 15/20/35ns (max.)
- Low-power operation
  - IDT70V27S Active: 500mW (typ.) Standby: 3.3mW (typ.)
  - IDT70V27L Active: 500mW (typ.) Standby: 660µW (typ.)
- Separate upper-byte and lower-byte control for bus matching capability

Functional Block Diagram

On-chip port arbitration logic

- Dual chip enables allow for depth expansion without external logic
- IDT70V27 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave
- Busy and Interrupt Flags
- Full on-chip hardware support of semaphore signaling between ports
- \* Fully asynchronous operation from either port
- LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in 100-pin Thin Quad Flatpack (TQFP)
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- \* Green parts available, see ordering information



#### NOTES:

1)  $\overline{\text{BUSY}}$  is an input as a Slave (M/ $\overline{S}$ =VIL) and an output as a Master (M/ $\overline{S}$ =VIH). 2)  $\overline{\text{BUSY}}$  and  $\overline{\text{INT}}$  are non-tri-state totem-pole outputs (push-pull).

## JANUARY 2019

## Description:


The IDT70V27 is a high-speed 32K x 16 Dual-Port Static RAM, designed to be used as a stand-alone 512K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit and wider word systems. Using the IDTMASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for

reads or writes to any location in memory. An automatic power down feature controlled by the chip enables ( $\overline{CE}_0$  and  $CE_1$ ) permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 500mW of power. The IDT70V27 is packaged in a 100-pin Thin Quad Flatpack (TQFP).

## Pin Configurations<sup>(1,2,3)</sup>



#### NOTES:

- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

### **Pin Names**

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
Aol - A14L	A0R - A14R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
SEML	<b>SEM</b> R	Semaphore Enable
Ū₿∟	ŪBR	Upper Byte Select
<b>LB</b> L	<b>LB</b> R	Lower Byte Select
ĪNTL	Ī <b>NT</b> R	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M	/ <del>S</del>	Master or Slave Select
V	DD	Power (3.3V)
V	SS	Ground (0V)

High-Speed 3.3V 32K x 16 Dual-Port Static RAM

Commercial and Industrial Temperature Range

## Truth Table I – Chip Enable<sup>(1,2,3)</sup>

CE	Ē€₀	CE1	Mode
	VIL	Vн	Port Selected (TTL Active)
L	<u>&lt;</u> 0.2V	<u>&gt;</u> Vdd -0.2V	Port Selected (CMOS Active)
	Vн	Х	Port Deselected (TTL Inactive)
	Х	VIL	Port Deselected (TTL Inactive)
Н	<u>&gt;</u> Vdd -0.2V	Х	Port Deselected (CMOS Inactive)
	Х	<u>&lt;</u> 0.2V	Port Deselected (CMOS Inactive)

### NOTES:

1. Chip Enable references are shown above with the actual  $\overline{CE}_0$  and  $CE_1$  levels,  $\overline{CE}$  is a reference only.

2. Port "A" and "B" references are located where  $\overline{CE}$  is used.

3. "H" = VIH and "L" = VIL

## Truth Table II - Non-Contention Read/Write Control

		Inpu	uts <sup>(1)</sup>			Out	puts	
CE <sup>(2)</sup>	R/W	ŌĒ	ŪB	ĹΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Х	Х	Н	High-Z	High-Z	Deselected: Power-Down
Х	Х	Х	Η	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTES:

1. AoL — A14L  $\neq$  AOR — A14R. 2. Refer to Chip Enable Truth Table. 3603 tbl 03

3603 tbl 02

## Truth Table III – Semaphore Read/Write Control

	Inputs <sup>(1)</sup>					Out	puts	
CE <sup>(2)</sup>	R/W	ŌĒ	ŪB	ĹΒ	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н	$\uparrow$	Х	Х	Х	L	DATAIN		Write I/Oo into Semaphore Flag
Х	$\uparrow$	Х	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

#### NOTES:

1. There are eight semaphore flags written to I/Oo and read from all the I/Os (I/Oo-I/O15). These eight semaphore flags are addressed by Ao-A2.

2. Refer to Chip Enable Truth Table.

3603 tbl 04

#### High-Speed 3.3V 32K x 16 Dual-Port Static RAM

#### Commercial and Industrial Temperature Rang

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
lout	DC Output Current	50	mA

#### NOTES:

#### 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq~$  20mA for the period of VTERM  $\geq$  VDD + 0.3V.

## Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0mhz)TQFPONLY$ 

Symbol	Parameter	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 0V	9	рF
Cout <sup>(2)</sup>	Output Capacitance	VOUT = 0V	10	рF

#### NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. Cout also reference Ci/o.

## Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V
			3603 tbl 06

NOTES:

3603 tbl 05

1. This is the parameter TA. This is the "instant on" case temperature.

## Recommended DC Operating Conditions<sup>(1)</sup>

Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
V⊪	Input High Voltage	2.0		VDD+0.3V <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3(1)	_	0.8	V

## NOTES:

1. VIL  $\geq$  -1.5V for pulse width less than 10ns. 2. VTERM must not exceed VDD + 0.3V.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

			70V	70V27S		70V27L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Мах.	Unit	
ILI	Input Leakage Current <sup>(1)</sup>	VDD = 3.6V, $VIN$ = 0V to $VDD$		10	-	5	μA	
Ilo	Output Leakage Current	$\overline{CE}$ = VIH, VOUT = 0V to VDD		10	I	5	μA	
Vol	Output Low Voltage	lol = 4mA		0.4		0.4	V	
Vон	Output High Voltage	Ioh = -4mA	2.4		2.4		V	

NOTE:

At V<sub>DD</sub> ≤ 2.0V, input leakages are undefined.

3603 tbl 09

3603 tbl 07

#### High-Speed 3.3V 32K x 16 Dual-Port Static RAM

Commercial and Industrial Temperature Range

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,6)</sup> ( $VDD = 3.3V \pm 0.3V$ )

						7X15 & Ind	70V2 Com'l	-	70V27 Com'l	-	
Symbol	Parameter	Test Condition	Versi	on	Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
IDD	Dynamic Operating Current	<u>CE</u> = V⊩, Outputs Disabled SEM = V⊪	COM'L	S L	170 170	260 225	165 165	255 220	145 145	245 210	mA
	(Both Ports Active)	$f = f MAX^{(3)}$	IND'L	S L	— 170	 235	— 165	 230			
ISB1	Standby Current (Both Ports - TTL Level	$\label{eq:entropy_constraint} \overline{\underline{CE}}_{L} = \overline{\underline{CE}}_{R} = V_{IH} \\ \overline{\underline{SEM}}_{R} = \overline{\underline{SEM}}_{L} = V_{IH}$	COM'L	S L	44 44	70 60	39 39	60 50	27 27	50 40	mA
	Inputs)	$f = f_{MAX}^{(3)}$	IND'L	S L	44	65	 39	55			
ISB2	Standby Current (One Port - TTL Level Inputs)		COM'L	S L	115 115	160 145	105 105	155 140	90 90	150 135	mA
	inputs)		IND'L	S L	 115	 155	 105	 150			
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports CEL and CER ≥ VDD - 0.2V VIN ≥ VDD - 0.2V or	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2	6 3	mA
	Civids Level inputs)	$\frac{V_{IN} \leq 0.2V, f = 0^{(4)}}{SEMR} = \frac{SEML}{SEML} \geq VDD - 0.2V$	IND'L	S L	0.2	6	0.2	6			
ISB4	(One Port - All CMOS $\overline{CE}^{"B"} \ge V_{DD} - 0.2V^{(5)}$	$\overline{CE}$ "B" $\geq$ VDD - 0.2V <sup>(5)</sup>	COM'L	S L	115 115	155 140	105 105	150 135	90 90	145 130	mA
	$\label{eq:second} \begin{array}{llllllllllllllllllllllllllllllllllll$		IND'L	S L	— 115	 150	 105	 145			

NOTES:

1. 'X' in part numbers indicates power rating (S or L).

2. VDD = 3.3V, TA =  $+25^{\circ}C$ , and are not production tested. IDD DC = 90mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

6. Refer to Chip Enable Truth Table.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,6)</sup> ( $VDD = 3.3V \pm 0.3V$ )

					70V2 Com'l		70V2 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. <sup>(2)</sup>	Мах.	Тур. <sup>(2)</sup>	Max.	Unit
IDD	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ = VIL, Outputs Disabled SEM = VIH	COM'L	S L	135 135	235 190	125 125	225 180	mA
		$f = f_{MAX}^{(3)}$	IND'L	S L	— 135	 235			
ISB1	Standby Current (Both Ports - TTL Level	$\overline{CE}L = \overline{CE}R = VIH$ $\overline{SEM}R = \overline{SEM}L = VIH$	COM'L	S L	22 22	45 35	15 15	40 30	mA
	Inputs)	$f = f_{MAX}^{(3)}$	IND'L	S L	 22	 45			
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^{*}A^{*} = VIL \text{ and } \overline{CE}^{*}B^{*} = VIH^{(5)}$ Active Port Outputs Disabled,	COM'L	S L	85 85	140 125	75 75	140 125	mA
		$\frac{f = f_{MAX}^{(3)}}{\overline{SEM}_{R}} = \overline{SEM}_{L} = V_{IH}$	IND'L	S L	 85	 140			
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports CEL and CER <u>&gt;</u> Vdd - 0.2V ViN <u>&gt;</u> Vdd - 0.2V or	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	mA
	inputsy	$\frac{V_{IN} \ge 0.2V, f = 0^{(4)}}{SEM_R} = \frac{SEM_L}{SEM_L} \ge V_{DD} - 0.2V$	IND'L	S L	 0.2	6			
ISB4	Full Standby Current (One Port - All CMOS	$\overline{CE^*}A^* \leq 0.2V \text{ and} \\ \overline{CE^*}B^* \geq V_{DD} - 0.2V^{(5)} \\ \overline{SEW} = \sqrt{CE^*}B^* = \sqrt{CE^*}A^* + \sqrt{CE^*}B^* + \sqrt{CE^*}B^$	COM'L	S L	85 85	135 120	75 75	135 120	mA
	Level Inputs)	$\overline{\text{SEM}_{R}} = \overline{\text{SEM}_{L}} \ge \text{VpD} - 0.2\text{V}$ VIN $\ge$ VpD - 0.2V or VIN $\le$ 0.2V Active Port Outputs Disabled f = fMAX <sup>(3)</sup>		S L	 85	 135			

#### NOTES:

1. 'X' in part numbers indicates power rating (S or L).

2. VDD = 3.3V,  $TA = +25^{\circ}C$ , and are not production tested. IDD DC = 90mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

6. Refer to Chip Enable Truth Table.

## AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2






Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) \*Including scope and jig

3.3V

590Ω

3603 tbl 10b

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup>

			7X15 & Ind	70V27X20 Com'l & Ind		70V27X25 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
READ CY	CLE							
trc	Read Cycle Time	15		20		25		ns
taa	Address Access Time		15	_	20		25	ns
<b>t</b> ACE	Chip Enable Access Time <sup>(3)</sup>	—	15		20	—	25	ns
<b>t</b> abe	Byte Enable Access Time <sup>(3)</sup>		15	_	20		25	ns
taoe	Output Enable Access Time		10		12		15	ns
tон	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time <sup>(1,2)</sup>	3		3		3		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		12		12		15	ns
tPU	Chip Enable to Power Up Time <sup>(2,5)</sup>	0		0		0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2,5)</sup>		15		20		25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		10		15		ns
tsaa	Semaphore Address Access Time		15		20		35	ns
	1					1	36	03 tbl 12
				70V27X35 Com'l & Ind		70V27X55 Com'l Only		
Symbol	Parameter			Min.	Max.	Min.	Max.	Unit
READ CYC	LE							
trc	Read Cycle Time			35	_	55		ns
taa	Address Access Time			_	35		55	ns
tace	Chip Enable Access Time <sup>(3)</sup>			_	35		55	ns
<b>t</b> ABE	Byte Enable Access Time <sup>(3)</sup>			35		55	ns	
taoe	Output Enable Access Time		20		30	ns		
toн	Output Hold from Address Change		3		3		ns	
tilz	Output Low-Z Time <sup>(1,2)</sup>					3		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>			20		25	ns	
tPU	Chip Enable to Power Up Time <sup>(2,5)</sup>	0		0		ns		
					-			

ns 3603 tbl 12b

ns

ns

50

\_\_\_\_

65

15

45

\_\_\_\_

45

15

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

2. This parameter is guaranteed by device characterization, but is not production tested. 3. To access RAM,  $\overline{CE} = V_{IL}$  and  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$  and  $\overline{SEM} = V_{IL}$ .

4. 'X' in part numbers indicates power rating (S or L).

Chip Disable to Power Down  $\mathsf{Time}^{(2,5)}$ 

Semaphore Address Access Time

Semaphore Flag Update Pulse (OE or SEM)


5. Refer to Chip Enable Truth Table.

tPD


tsop

**t**SAA

Waveform of Read Cycles<sup>(5)</sup>



## Timing of Power-Up Power-Down



- 1. Timing depends on which signal is asserted last:  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 2. Timing depends on which signal is de-asserted first: CE, OE, LB, or UB.
- 3. tedd delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5.  $\overline{\text{SEM}} = \text{VIH}.$
- 6. Refer to Chip Enable Truth Table.

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>

			27X15 & Ind		27X20 & Ind		27X25 I Only	
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Unit
WRITE CY	CLE							
twc	Write Cycle Time	15		20		25	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	12		15	—	20		ns
taw	Address Valid to End-of-Write	12		15		20		ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	_	0		ns
twp	Write Pulse Width	12		15		20		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	10		15	_	15	_	ns
tHZ	Output High-Z Time (1,2)	—	10		10		15	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0		0		ns
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>		10		10		15	ns
tow	Output Active from End-of-Write (1,2,4)	0		0		0		ns
tswrd	SEM Flag Write to Read Time	5		5		5	_	ns
tsps	SEM Flag Contention Window	5		5		5	—	ns

3603 tbl 13a

		-	7X35 & Ind	-	7X55 I Only	
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Unit
WRITE CY	CLE					
twc	Write Cycle Time	35		55		ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	30		45	_	ns
taw	Address Valid to End-of-Write	30		45	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	_	ns
twp	Write Pulse Width	25		40	_	ns
twr	Write Recovery Time	0		0		ns
tow	Data Valid to End-of-Write	20		30		ns
tHZ	Output High-Z Time (1.2)		20	—	25	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0		ns
twz	Write Enable to Output in High-Z (1.2)		20		25	ns
tow	Output Active from End-of-Write (1,2,4)	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5		5		ns
tsps	SEM Flag Contention Window	5		5	_	ns

3603 tbl 13b

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization, but is not production tested.

3. To access RAM  $\overline{CE}$ = VIL and  $\overline{SEM}$  = VIH. To access semaphore,  $\overline{CE}$  = VIH and  $\overline{SEM}$  = VIL. Either condition must be valid for the entire tew time. Refer to Chip Enable Truth Table.

4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.


5. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing<sup>(1,5,8)</sup>




3603 drw 07

Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing<sup>(1,5)</sup>



- 1. R/W or CE or UB and LB must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW CE and a LOW R/W for memory array writing cycle.
- 3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{CE}$  or  $R/\overline{W}$ .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. tew must be met for either condition.
- 10. Refer to Chip Enable Truth Table.

Timing Waveform of Semaphore Read after Write Timing, Either Side<sup>(1)</sup>




#### NOTES:

1.  $\overline{CE} = V_{IH}$  or  $\overline{UB}$  and  $\overline{LB} = V_{IH}$  for the duration of the above timing (both write and read cycle), refer to Chip Enable Truth Table.

2. "DATAOUT VALID" represents all I/O's (I/Oo-I/O15) equal to the semaphore value.

## Timing Waveform of Semaphore Write Contention<sup>(1,3,4)</sup>



- 1. DOR = DOL = VIL,  $\overline{CE}R = \overline{CE}L = VIH$ , or both  $\overline{UB} \& \overline{LB} = VIH$  (refer to Chip Enable Truth Table).
- All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
   This parameter is measured from R/W<sup>+</sup>A" or SEM<sup>+</sup>A" going HIGH to R/W<sup>+</sup>B" or SEM<sup>+</sup>B" going HIGH.
- 4. If tsps is not satisfied, there is no guarantee which side will be granted the semaphore flag.

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>

		-	27X15   & Ind	70V27X20 Com'l & Ind		70V27X25 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Unit	
BUSY TIM	ING (M/S=Vih)								
<b>t</b> BAA	BUSY Access Time from Address Match	-	15	_	20	_	25	ns	
tbda	BUSY Disable Time from Address Not Matched		15		20		25	ns	
<b>t</b> BAC	BUSY Access Time from Chip Enable Low		15	_	20	_	25	ns	
tBDC	BUSY Disable Time from Chip Enable High	—	15		20		25	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		5		ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		17		35		35	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	12	_	15	_	20	_	ns	
BUSY TIM	ING (M/S=Vil)								
twв	BUSY Input to Write <sup>(4)</sup>	0	_	0		0	_	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	12	—	15		20		ns	
PORT-TO-	PORT DELAY TIMING			-	-	-			
twdd	Write Pulse to Data Delay <sup>(1)</sup>		30		45		55	ns	
todd	Write Data Valid to Read Data Delay <sup>(1)</sup>		25		30		50	ns	
		-	-	-	-	-	-	3603 tbl 14a	

		70V27X35 Com'l & Ind		70V27X55 Com'l Only			
Symbol	Parameter	Min.	Мах.	Min.	Max.	Unit	
BUSY TIM	ING (M/S=VIH)						
tbaa	BUSY Access Time from Address Match	_	35		45	ns	
tbda	BUSY Disable Time from Address Not Matched		35		45	ns	
<b>t</b> BAC	BUSY Access Time from Chip Enable Low		35		45	ns	
tbdc	BUSY Disable Time from Chip Enable High		35		45	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	-	5		ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		40		50	ns	
twн	Write Hold After BUSY <sup>(5)</sup>	25	-	25	_	ns	
BUSY TIM	ING (M/S=VIL)						
twв	BUSY Input to Write <sup>(4)</sup>	0	_	0	_	ns	
twн	Write Hold After BUST <sup>(5)</sup>	25		25		ns	
PORT-TO-	PORT DELAY TIMING	-			-		
twdd	Write Pulse to Data Delay <sup>(1)</sup>		65		85	ns	
todd	Write Data Valid to Read Data Delay <sup>(1)</sup>		60		80	ns	
	•	•			•	3603 tbl 14b	

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".


2. To ensure that the earlier of the two ports wins.

tbdd is a calculated parameter and is the greater of 0, twdd - twp (actual), or tbdd - tbw (actual).
 To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".

6. 'X' in part numbers indicates power rating (S or L).

## Timing Waveform of Write with Port-to-Port Read and $\overline{\text{BUSY}}^{(2,5)}$ (M/ $\overline{\text{S}}$ = VIH)<sup>(4)</sup>




#### NOTES:


- 1. To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S}$  = VIL (SLAVE).
- 2.  $\overline{CE}_{L} = \overline{CE}_{R} = V_{IL}$  (refer to Chip Enable Truth Table).
- 3.  $\overline{OE} = V_{IL}$  for the reading port.
- 4. If M/S = VIL (SLAVE), then BUSY is an input. Then for this example BUSY "A"= VIH and BUSY "B"= input is shown above.

5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


## Timing Waveform Write with **BUSY** (M/ $\overline{S}$ = VIL)



- 1. twH must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. twb is only for the "Slave" version.



## Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing $(M/S = VIH)^{(1)}$



#### NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

3. Refer to Chip Enable Truth Table.

AC Electrical Characteristics Over the

#### Operating Temperature and Supply Voltage Range<sup>(1)</sup> 70V27X15 70V27X20 70V27X25 Com'l & Ind Com'l & Ind Com'l Only Symbol Min. Max. Min. Мах. Min. Max. Unit Parameter INTERRUPT TIMING tas Address Set-up Time 0 0 0 ns Write Recovery Time 0 0 0 twR ns tins Interrupt Set Time 15 20 25 ns tinr Interrupt Reset Time 20 20 35 ns


					:	3603 tbl 15a	
		70V27X35 Com'l & Ind			70V27X55 Com'l Only		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Unit	
INTERRUPT	TIMING						
tas	Address Set-up Time	0		0		ns	
twr	Write Recovery Time	0		0	_	ns	
tins	Interrupt Set Time		30		40	ns	
tinr	Interrupt Reset Time		35		45	ns	

3603 tbl 15b

NOTES:

1. 'X' in part numbers indicates power rating (S or L).

Waveform of Interrupt Timing<sup>(1,5)</sup>



#### NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. See Interrupt Truth Table.

- 3. Timing depends on which enable signal (CE or R/W) is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.
- 5. Refer to Chip Enable Truth Table.

	Left Port									
R/₩L	ĊĒ∟	OEL	A14L-A0L	ĨNT∟	R/WR	ĊĒr	<b>OE</b> R	A14R-A0R	<b>ĪNT</b> r	Function
L	L	Х	7FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
х	Х	Х	Х	Х	Х	L	L	7FFF	H <sup>(3)</sup>	Reset Right INTR Flag
х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	7FFE	Х	Set Left INT∟ Flag
Х	L	L	7FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

## Truth Table IV — Interrupt Flag<sup>(1,4)</sup>

#### NOTES:

1. Assumes  $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$ .

2. If  $\overline{\text{BUSY}}_{L} = V_{IL}$ , then no change.

3. If  $\overline{\text{BUSY}}_{R} = V_{IL}$ , then no change.

4. Refer to Chip Enable Truth Table.

3603 tbl 16

## Truth Table V — Address **BUSY** Arbritration<sup>(4)</sup>

	Inputs			puts	
ĒĒ∟	ĒĒR	Aol-A14l Aor-A14r	BUS YL <sup>(1)</sup>	BUS YR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

3603 tbl 17

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V27 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.

2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either  $\overline{\text{BUSY}}_{\text{L}}$  or  $\overline{\text{BUSY}}_{\text{R}}$  = LOW will result.  $\overline{\text{BUSY}}_{\text{L}}$  and  $\overline{\text{BUSY}}_{\text{R}}$  outputs can not be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

4. Refer to Chip Enable Truth Table.

## Truth Table VI — Example of Semaphore Procurement Sequence<sup>(1,2)</sup>

Functions	D0 - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V27.

2. There are eight semaphore flags written to via I/O0 and read from all the I/O's (I/O0-I/O15). These eight semaphores are addressed by Ao - A2.

## **Functional Description**

The IDT70V27 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V27 has an automatic power down feature controlled by  $\overline{Ce}_0$  and  $CE_1$ . The  $\overline{Ce}_0$  and  $CE_1$  control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  HIGH). When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag  $(\overline{INT}_L)$  is asserted when the right port writes to memory location 7FFE (HEX), where a write is defined as  $\overline{CE}_R = R/\overline{W}_R = VIL$  per the Truth Table IV. The left port clears the interrupt through access of address location

7FFE when  $\overline{CE}_{L} = \overline{OE}_{L} = VIL$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INT}_{R}$ ) is asserted when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag ( $\overline{INT}_{R}$ ), the right port must read the memory location 7FFF. The message (16 bits) at 7FFE or 7FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFE and 7FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation.

3603 tbl 18

## Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on

#### IDT 70V27S/L High-Speed 3.3V 32K x 16 Dual-Port Static RAM

#### **Commercial and Industrial Temperature Range**

the other side is completed. If a write operation has been attempted from the side that receives a **BUSY** indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW.

The BUSY outputs on the IDT 70V27 RAM in master mode, are pushpull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

## Width Expansion with **BUSY** Logic Master/Slave Arrays




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V27 RAMs.

When expanding an IDT70V27 RAM array in width while using  $\overline{BUSY}$  logic, one master part is used to decide which side of the RAM array will receive a  $\overline{BUSY}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V27 RAM the  $\overline{BUSY}$  pin is an output if the part is used as a master (M/ $\overline{S}$  pin = VIH), and the  $\overline{BUSY}$  pin is an input if the part is used as a slave (M/ $\overline{S}$  pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{\text{BUSY}}$  on one side of the array and another master indicating  $\overline{\text{BUSY}}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## Semaphores

The IDT70V27 is a fast Dual-Port 32K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{CE}$  the Dual-Port RAM enable, and  $\overline{SEM}$ , the semaphore enable. The  $\overline{CE}$  and  $\overline{SEM}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table II where  $\overline{CE}$  and  $\overline{SEM}$  are both HIGH.

Systems which can best use the IDT70V27 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V27's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V27 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very highspeed systems.

## How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinguished the token, the left side should succeed in gaining control.

### IDT 70V27S/L

#### High-Speed 3.3V 32K x 16 Dual-Port Static RAM

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V27 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins Ao – A2. When accessing the semaphores, none of the other address pins has any effect.


When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able towrite a zero into a semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during the subsequent read. Had a sequence of READ/WRITE been Commercial and Industrial Temperature Range

used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The




reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is request latch and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.



NOTES:

1. Industrial temperature range is available on selected TQFP packages in low power.

For other speeds, packages and powers contact your sales office. 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

## Datasheet Document History

12/03/98:		Initiated Document History
		Converted to new format
		Typographical and cosmetic changes
		Added fpBGA information
		Added 15ns and 20ns speed grades
		Updated DC Electrical Characteristics
		Added additional notes to pin configurations
04/02/99:	Page 5	Fixed typo in Table III
08/01/99:	Page 3	Changed package body height from 1.1mm to 1.4mm
08/30/99:	Page 1	Changed 660mW to 660µW
04/25/00:		Replaced IDT logo
	Page 2	Madepincorrection
		Changed ±200mV to 0mV in notes
	Datasheet Do	ocument History continued on page 21

## Datasheet Document History(cont'd)

01/12/01:	Page 1	Fixed page numbering; copyright
	Page 6	Increased storage temperature parameter
	-	Clarified TA Parameter
	Page 7 & 8	DC Electrical parameters-changed wording from "open" to "disabled"
	0	Removed Preliminary status
08/02/04:	Page 1, 4 & 20	Removed GU-108 package offering
	Page 2 & 3	Added date revision for pin configurations
	Page 2 - 7	Changed naming convention from Vcc to Vbb and from GND to Vss
	Page 5	Updated Capacitance table
	Page 6	Added I- temp for low power for 20ns speed to DC Electrical Characteristics
	Page 6 - 7	Removed I-temp for 25ns & 55ns speeds and removed I-temp for 35ns standard power
	0	from DC Electrical Characteristics
	Page 7	Changed Input Rise/Fall Times from 5ns to 3ns
	Page 8, 10, 13	Removed I-temp for 25ns & 55ns speeds from AC Electrical Characteristics for Read,
	& 15	Write, Busy and Interrupt
	Page 6 - 8, 10,	Removed I-temp note from all table footnotes
	13 & 15	
01/20/06:	Page 1	Added green availability to features
	Page 20	Added green indicator to ordering information
	Page 20	Added I-temp to 20ns in ordering information
	Page 1 & 21	Replaced old IDT TM logo with new IDTTM logo
09/21/06:	Page 20	Added die stepping indicator to ordering information
10/23/08:	Page 20	Removed "IDT" from orderable part number
09/27/12:	Page 20	Added T & R indicator and removed W stepping from ordering information
	Page 2, 17 & 19	Corrected miscellaneous typo's
05/17/18:	Page 1	Features: Added 15ns to Industrial temp offering and removed the "144-pin Fine Pitch BGA (fpBGA)"
	Page 2 & 3	Description: Removed "and a 144-pin Fine Pitch BGA (fpBGA)" from the text. Removed the BF 144-1 pin
		configuration and all of it's associated footnotes from page 2 of the datasheet. Moved the PN-100-1 pin
		configuration and all of it's associated footnotes from page 2 to page 3
	Page 6	Updated the column heading for the 15ns speed grade, 70V27X15, with the Industrial temp offering and
		added the low power Industrial temp values to the DC Electrical Characteristics table
	Page 8, 10, 13 & 15	Updated all of the column headings for the 15ns speed grade, 70V27X15, with the Industrial temp offering
		for all of the READ, WRITE, BUSY TIMING & INTERRUPT TIMING CYCLES in the AC Electrical
		Characteristics tables
	Page 20	Ordering Information: For the 15ns Speed grade offering, removed the BF 144-pin fpBGA (BF 144-1)
		Package designator and added the Industrial temp range indicator
		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
	Page 15	Changed tINR from 25ns to 20ns for the 15ns speed grade
01/14/19:	Page 8, 10, 13, 15	Corrected miscellaneous typo's in the table headers

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/