# **Quad 2-input OR gate**

Rev. 4 — 28 September 2020

**Product data sheet** 

## 1. General description

The 74ALVC32 is a quad 2-input OR gate.

Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.

## 2. Features and benefits

- Wide supply voltage range from 1.65 V to 3.6 V  $\,$
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Power-down mode
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standards:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C

# 3. Ordering information


**Table 1. Ordering information** 


Type number	Package								
	Temperature range	Name	Description	Version					
74ALVC32D	-40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1					
74ALVC32PW	-40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					
74ALVC32BQ	-40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1					



**Quad 2-input OR gate** 


## 4. Functional diagram





# 5. Pinning information

## 5.1. Pinning



**Quad 2-input OR gate** 

## 5.2. Pin description

**Table 2. Pin description** 

Symbol	Pin	Description
nA	1, 4, 9, 12	data input
nB	2, 5, 10, 13	data input
nY	3, 6, 8, 11	data output
V <sub>CC</sub>	14	supply voltage
GND	7	ground (0 V)

# 6. Functional description

#### Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level.$ 

Input nA	Input nB	Output nY
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н

# 7. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-50	-	mA
VI	input voltage			-0.5	+4.6	V
I <sub>OK</sub>	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$		-	±50	mA
Vo	output voltage	output HIGH or LOW state	[1] [2]	-0.5	V <sub>CC</sub> + 0.5	V
		output 3-state		-0.5	+4.6	V
		power-down mode, V <sub>CC</sub> = 0 V	[2]	-0.5	+4.6	V
Io	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>		-	±50	mA
I <sub>CC</sub>	supply current			-	100	mA
I <sub>GND</sub>	ground current			-100	-	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +85 °C	[3]	-	500	mW

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- When  $V_{CC} = 0 \text{ V}$  (power-down mode), the output voltage can be 3.6 V in normal operation.
- For SOT108-1 (SO14) package: P<sub>tot</sub> derates linearly with 10.1 mW/K above 100 °C. For SOT402-1 (TSSOP14) package: P<sub>tot</sub> derates linearly with 7.3 mW/K above 81 °C.

For SOT762-1 (DHVQFN14) package: Ptot derates linearly with 9.6 mW/K above 98 °C.

**Quad 2-input OR gate** 

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	output HIGH or LOW state	0	V <sub>CC</sub>	V
		output 3-state	0	3.6	V
		power-down mode; V <sub>CC</sub> = 0 V	0	3.6	V
T <sub>amb</sub>	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V	0	20	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0	10	ns/V

## 9. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> =	-40 °C to	+85 °C	Unit
			Min	Typ[1]	Max	
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		I <sub>O</sub> = -100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	V <sub>CC</sub> - 0.2	-	-	V
		I <sub>O</sub> = -6 mA; V <sub>CC</sub> = 1.65 V	1.25	1.51	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.3 V	1.8	2.10	-	V
		I <sub>O</sub> = -18 mA; V <sub>CC</sub> = 2.3 V	1.7	2.01	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	2.2	2.53	-	V
		I <sub>O</sub> = -18 mA; V <sub>CC</sub> = 3.0 V	2.4	2.76	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.2	2.68	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		I <sub>O</sub> = 100 μA; V <sub>CC</sub> = 1.65 V to 3.6 V	-	-	0.2	V
		I <sub>O</sub> = 6 mA; V <sub>CC</sub> = 1.65 V	-	0.11	0.3	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.3 V	-	0.17	0.4	V
		I <sub>O</sub> = 18 mA; V <sub>CC</sub> = 2.3 V	-	0.25	0.6	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	0.16	0.4	V
		I <sub>O</sub> = 18 mA; V <sub>CC</sub> = 3.0 V	-	0.23	0.4	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	0.30	0.55	V
I <sub>I</sub>	input leakage current	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 3.6 V or GND	-	±0.1	±5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}$	-	±0.1	±10	μΑ
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}; I_O = 0 \text{ A}$	-	0.2	10	μΑ

#### **Quad 2-input OR gate**

Symbol	Parameter	Conditions	$T_{amb}$ = -40 °C to +85		85 °C	Unit
			Min	Typ[1]	Max	
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 3.0 \text{ V}$ to 3.6 V; $V_I = V_{CC} - 0.6 \text{ V}$ ; $I_O = 0 \text{ A}$	-	5	750	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

# 10. Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 7.

Symbol	Parameter	Conditions		T <sub>amb</sub> =	Unit		
				Min	Typ[1]	Max	
t <sub>pd</sub>	propagation delay	nA, nB to nY; see Fig. 6	[2]				
		V <sub>CC</sub> = 1.65 V to 1.95 V		1.0	2.8	4.7	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V		1.0	2.0	3.1	ns
		V <sub>CC</sub> = 2.7 V		1.0	2.2	2.9	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V		1.0	2.0	2.8	ns
C <sub>PD</sub>	power dissipation capacitance	per gate; $V_I$ = GND to $V_{CC}$ ; $V_{CC}$ = 3.3 V	[3]	-	25	-	pF

- Typical values are measured at T<sub>amb</sub> = 25 °C
- $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:


 $f_i$  = input frequency in MHz;  $f_o$  = output frequency in MHz

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

N = number of inputs switching  $\Sigma(C_L \times V_{CC})^2 \times f_0$  = sum of the outputs


#### 10.1. Waveforms and test circuit




**Table 8. Measurement points** 

rabio or modean ornoric points									
Supply voltage V <sub>CC</sub>	Input V <sub>I</sub>	V <sub>M</sub>							
1.65 V to 1.95 V	Vcc	0.5V <sub>CC</sub>							
2.3 V to 2.7 V	V <sub>CC</sub>	0.5V <sub>CC</sub>							
2.7 V	2.7 V	1.5 V							
3.0 V to 3.6 V	2.7 V	1.5 V							

### **Quad 2-input OR gate**





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $V_{\text{EXT}}$  = External voltage for measuring switching times.

Fig. 7. Test circuit for measuring switching times

Table 9. Test data


Supply voltage V <sub>CC</sub>	Input	ıput		Load		V <sub>EXT</sub>			
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>		
1.65 V to 1.95 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	1 kΩ	open	2 x V <sub>CC</sub>	GND		
2.3 V to 2.7 V	V <sub>CC</sub>	≤ 2.0 ns	30 pF	500 Ω	open	2 x V <sub>CC</sub>	GND		
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	6 V	GND		
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	6 V	GND		

Quad 2-input OR gate

# 11. Package outline

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	i	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				<del>99-12-27</del> 03-02-19

Fig. 8. Package outline SOT108-1 (SO14)

## **Quad 2-input OR gate**

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT402-1		MO-153				<del>99-12-27</del> 03-02-18

Fig. 9. Package outline SOT402-1 (TSSOP14)

**Quad 2-input OR gate** 




Fig. 10. Package outline SOT762-1 (DHVQFN14)

**Quad 2-input OR gate** 

## 12. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 13. Revision history

#### **Table 11. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74ALVC32 v.4	20200928	Product data sheet	-	74ALVC32 v.3		
Modifications:	Nexperia.  Legal texts hav  Section 2 upda  Table 4: Deratir	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li>Section 2 updated.</li> <li>Table 4: Derating values for Ptot total power dissipation have been updated.</li> </ul>				
74ALVC32 v.3	20140120	Product data sheet	-	74ALVC32 v.2		
	guidelines of N	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
74ALVC32 v.2	20071210	Product data sheet	-	74ALVC32 v.1		
74ALVC32 v.1	20021115	Product specification	-	-		
			-	74ALVC32 v.1		

#### **Quad 2-input OR gate**

## 14. Legal information

#### Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **Quad 2-input OR gate**

# **Contents**

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	3
6. Functional description	3
7. Limiting values	3
8. Recommended operating conditions	4
9. Static characteristics	4
10. Dynamic characteristics	5
10.1. Waveforms and test circuit	5
11. Package outline	7
12. Abbreviations	10
13. Revision history	10
14. Legal information	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 28 September 2020

<sup>©</sup> Nexperia B.V. 2020. All rights reserved