

# HCS500

## **KEELOQ<sup>®</sup> Code Hopping Decoder**

## FEATURES

## Security

- Encrypted storage of manufacturer's code
- · Encrypted storage of crypt keys
- Up to seven transmitters can be learned
- KEELOQ code hopping technology
- Normal and Secure learning mechanisms

#### Operating

- 3.0V—5.5V operation
- Internal oscillator
- Auto bit rate detection

#### Other

- Stand-alone decoder chipset
- External EEPROM for transmitter storage
- Synchronous serial interface
- 1 Kbit user EEPROM
- 8-pin DIP/SOIC package

## **Typical Applications**

- Automotive remote entry systems
- Automotive alarm systems
- Automotive immobilizers
- · Gate and garage openers
- Electronic door locks
- · Identity tokens
- Burglar alarm systems

## **Compatible Encoders**


All KEELOQ encoders and transponders configured for the following setting:

- PWM modulation format (1/3-2/3)
- TE in the range from 100us to 400us
- 10 x TE Header
- 28-bit Serial Number
- 16-bit Synchronization counter
- Discrimination bits equal to Serial Number 8 LSbs
- 66- to 69-bit length code word.


## DESCRIPTION

The Microchip Technology Inc. HCS500 is a code hopping decoder designed for secure Remote Keyless Entry (RKE) systems. The HCS500 utilizes the patented KEELOQ<sup>®</sup> code hopping system and high security learning mechanisms to make this a canned solution when used with the HCS encoders to implement a unidirectional remote and access control systems. The HCS500 can be used as a stand-alone decoder or in conjunction with a microcontroller.

## PACKAGE TYPE



## **BLOCK DIAGRAM**



The manufacturer's code, crypt keys, and synchronization information are stored in encrypted form in external EEPROM. The HCS500 uses the S\_DAT and S\_CLK inputs to communicate with a host controller device.

The HCS500 operates over a wide voltage range of 3.0 volts to 5.5 volts. The decoder employs automatic bit-rate detection, which allows it to compensate for wide variations in transmitter data rate. The decoder contains sophisticated error checking algorithms to ensure only valid codes are accepted.

## 1.0 SYSTEM OVERVIEW

#### Key Terms

The following is a list of key terms used throughout this data sheet. For additional information on KEELOQ and Code Hopping, refer to Technical Brief 3 (TB003).

- RKE Remote Keyless Entry
- Button Status Indicates what button input(s) activated the transmission. Encompasses the 4 button status bits S3, S2, S1 and S0 (Figure 7-2).
- **Code Hopping** A method by which a code, viewed externally to the system, appears to change unpredictably each time it is transmitted.
- Code word A block of data that is repeatedly transmitted upon button activation (Figure 7-1).
- **Transmission** A data stream consisting of repeating code words (Figure 7-1).
- **Crypt key** A unique and secret 64-bit number used to encrypt and decrypt data. In a symmetrical block cipher such as the KEELOQ algorithm, the encryption and decryption keys are equal and will therefore be referred to generally as the crypt key.
- Encoder A device that generates and encodes data.
- Encryption Algorithm A recipe whereby data is scrambled using a crypt key. The data can only be interpreted by the respective decryption algorithm using the same crypt key.
- **Decoder** A device that decodes data received from an encoder.
- **Decryption algorithm** A recipe whereby data scrambled by an encryption algorithm can be unscrambled using the same crypt key.
- Learn Learning involves the receiver calculating the transmitter's appropriate crypt key, decrypting the received hopping code and storing the serial number, synchronization counter value and crypt key in EEPROM. The KEELoQ product family facilitates several learning strategies to be implemented on the decoder. The following are examples of what can be done.
  - Simple Learning

The receiver uses a fixed crypt key, common to all components of all systems by the same manufacturer, to decrypt the received code word's encrypted portion.

- Normal Learning

The receiver uses information transmitted during normal operation to derive the crypt key and decrypt the received code word's encrypted portion.

- Secure Learn

The transmitter is activated through a special button combination to transmit a stored 60-bit seed value used to generate the transmitter's crypt key. The receiver uses this seed value to derive the same crypt key and decrypt the received code word's encrypted portion.

• Manufacturer's code – A unique and secret 64bit number used to generate unique encoder crypt keys. Each encoder is programmed with a crypt key that is a function of the manufacturer's code. Each decoder is programmed with the manufacturer code itself.

## 1.1 HCS Encoder Overview


The HCS encoders have a small EEPROM array which must be loaded with several parameters before use. The most important of these values are:

- A crypt key that is generated at the time of production
- A 16-bit synchronization counter value
- A 28-bit serial number which is meant to be unique for every encoder

The manufacturer programs the serial number for each encoder at the time of production, while the 'Key Generation Algorithm' generates the crypt key (Figure 1-1). Inputs to the key generation algorithm typically consist of the encoder's serial number and a 64-bit manufacturer's code, which the manufacturer creates.

**Note:** The manufacturer code is a pivotal part of the system's overall security. Consequently, all possible precautions must be taken and maintained for this code.

#### FIGURE 1-1: CREATION AND STORAGE OF CRYPT KEY DURING PRODUCTION




The 16-bit synchronization counter is the basis behind the transmitted code word changing for each transmission; it increments each time a button is pressed. Due to the code hopping algorithm's complexity, each increment of the synchronization value results in greater than 50% of the bits changing in the transmitted code word.

Figure 1-2 shows how the key values in EEPROM are used in the encoder. Once the encoder detects a button press, it reads the button inputs and updates the synchronization counter. The synchronization counter and crypt key are input to the encryption algorithm and the output is 32 bits of encrypted information. This data will change with every button press, its value appearing externally to 'randomly hop around', hence it is referred to as the hopping portion of the code word. The 32-bit hopping code is combined with the button information and serial number to form the code word transmitted to the receiver. The code word format is explained in greater detail in Section 7.2. A receiver may use any type of controller as a decoder, but it is typically a microcontroller with compatible firmware that allows the decoder to operate in conjunction with an HCS500 based transmitter. Section 3.0 provides detail on integrating the HCS500 into a system.

A transmitter must first be 'learned' by the receiver before its use is allowed in the system. Learning includes calculating the transmitter's appropriate crypt key, decrypting the received hopping code and storing the serial number, synchronization counter value and crypt key in EEPROM.


In normal operation, each received message of valid format is evaluated. The serial number is used to determine if it is from a learned transmitter. If from a learned transmitter, the message is decrypted and the synchronization counter is verified. Finally, the button status is checked to see what operation is requested. Figure 1-3 shows the relationship between some of the values stored by the receiver and the values received from the transmitter.

#### FIGURE 1-2: BUILDING THE TRANSMITTED CODE WORD (ENCODER)



## **HCS500**





Note: Circled numbers indicate the order of execution.

## 2.0 PIN ASSIGNMENT

PIN	Decoder Function	I/O <sup>(1)</sup>	Buffer Type <sup>(1)</sup>	Description
1	Vdd	Р	—	Power Connection
2	EE_CLK	0	TTL	Clock to I <sup>2</sup> C <sup>™</sup> EEPROM
3	EE_DAT	I/O	TTL	Data to I <sup>2</sup> C EEPROM
4	MCLR	I	ST	Master clear input
5	S_DAT	I/O	TTL	Synchronous data from controller
6	S_CLK	I	TTL	Synchronous clock from controller
7	RFIN	I	TTL	RF input from receiver
8	GND	Р	—	Ground connection

**Note:** P = power, I = in, O = out, and ST = Schmitt Trigger input.

## 3.0 DECODER OPERATION

## 3.1 Learning a Transmitter to a Receiver (Normal or Secure Learn)

Before the transmitter and receiver can work together, the receiver must first 'learn' and store the following information from the transmitter in EEPROM:

- A check value of the serial number
- The crypt key
- The current synchronization counter value

The decoder must also store the manufacturer's code (Section 1.1) in protected memory. This code will typically be the same for all of the decoders in a system.

The HCS500 has seven memory slots, and, consequently, can store up to seven transmitters. During the learn procedure, the decoder searches for an empty memory slot for storing the transmitter's information. When all of the memory slots are full, the decoder will overwrite the last transmitter's information. To erase all of the memory slots at once, use the ERASE\_ALL command (C3H).

## 3.2 LEARNING PROCEDURE

Learning is initiated by sending the ACTIVATE\_LEARN (D2H) command to the decoder. The decoder acknowledges reception of the command by pulling the data line high.

For the HCS500 decoder to learn a new transmitter, the following sequence is required:

- 1. Activate the transmitter once.
- 2. Activate the transmitter a second time. (In Secure Learning mode, the seed transmission must be transmitted during the second stage of learn by activating the appropriate buttons on the transmitter.)

The HCS500 will transmit a learn-status string, indicating that the learn was successful.

- 3. The decoder has now learned the transmitter.
- 4. Repeat steps 1-3 to learn up to seven transmitters
  - Note 1: Learning will be terminated if two nonsequential codes were received or if two acceptable codes were not decoded within 30 seconds.
    - 2: If more than seven transmitters are learned, the new transmitter will replace the last transmitter learned. It is, therefore, not possible to erase lost transmitters by repeatedly learning new transmitters. To remove lost or stolen transmitters, ERASE\_ALL transmitters and relearn all available transmitters.


**3:** Learning a transmitter with a crypt key that is identical to a transmitter already in memory replaces the existing transmitter. In practice, this means that all transmitters should have unique crypt keys. Learning a previously learned transmitter does not use any additional memory slots.

The following checks are performed by the decoder to determine if the transmission is valid during learn:

- The first code word is checked for bit integrity.
- The second code word is checked for bit integrity.
- The crypt key is generated according to the selected algorithm.
- The hopping code is decrypted.
- The discrimination value is checked.
- If all the checks pass, the key, serial number check value, and synchronization counter values are stored in EEPROM memory.

Figure 3-1 shows a flow chart of the learn sequence.





## 3.3 Validation of Codes


The decoder waits for a transmission and checks the serial number to determine if it is a learned transmitter. If it is, it takes the code hopping portion of the transmission and decrypts it, using the crypt key. It uses the discrimination value to determine if the decryption was valid. If everything up to this point is valid, the synchronization counter value is evaluated.

## 3.4 Validation Steps

Validation consists of the following steps:

- 1. Search EEPROM to find the Serial Number Check Value Match
- 2. Decrypt the Hopping Code
- 3. Compare the 10 bits of the discrimination value with the lower 10 bits of serial number
- 4. Check if the synchronization counter value falls within the first synchronization window.
- 5. Check if the synchronization counter value falls within the second synchronization window.
- 6. If a valid transmission is found, update the synchronization counter, else use the next transmitter block, and repeat the tests.

#### FIGURE 3-2: DECODER OPERATION




## 3.5 Synchronization with Decoder (Evaluating the Counter)

The KEELOQ technology patent scope includes a sophisticated synchronization technique that does not require the calculation and storage of future codes. The technique securely blocks invalid transmissions while providing transparent resynchronization to transmitters inadvertently activated away from the receiver.

Figure 3-3 shows a 3-partition, rotating synchronization window. The size of each window is optional but the technique is fundamental. Each time a transmission is authenticated, the intended function is executed and the transmission's synchronization counter value is stored in EEPROM. From the currently stored counter value there is an initial "Single Operation" forward window of 16 codes. If the difference between a received synchronization counter and the last stored counter is within 16, the intended function will be executed on the single button press and the new synchronization counter value effectively rotates the entire synchronization counter value effectively rotates the entire synchronization counter value effectively rotates the entire synchronization counter window.

A "Double Operation" (resynchronization) window further exists from the Single Operation window up to 32K codes forward of the currently stored counter value. It is referred to as "Double Operation" because a transmission with synchronization counter value in this window will require an additional, sequential counter transmission prior to executing the intended function. Upon receiving the sequential transmission the decoder executes the intended function and stores the synchronization counter value. This resynchronization occurs transparently to the user as it is human nature to press the button a second time if the first was unsuccessful.

The third window is a "Blocked Window" ranging from the double operation window to the currently stored synchronization counter value. Any transmission with synchronization counter value within this window will be ignored. This window excludes previously used, perhaps code-grabbed transmissions from accessing the system.



## 4.0 INTERFACING TO A MICROCONTROLLER

The HCS500 interfaces to a microcontroller via a synchronous serial interface. A clock and data line are used to communicate with the HCS500. The microcontroller controls the clock line. There are two groups of data transfer messages. The first is from the decoder whenever the decoder receives a valid transmission. The decoder signals reception of a valid code by taking the data line high (maximum of 500 ms) The microcontroller then services the request by clocking out a data string from the decoder. The data string contains the function code, the status bit, and block indicators. The second is from the controlling microcontroller to the decoder in the form of a defined command set.

Figure 4-1 shows the HCS500 decoder and the I/O interface lines necessary to interface to a microcontroller.

## 4.1 Valid Transmission Message

The decoder informs the microcontroller of a valid transmission by taking the data line high for up to 500 ms. The controlling microcontroller must acknowl-


edge by taking the clock line high. The decoder then takes the data line low. The microcontroller can then begin clocking a data stream out of the HCS500. The data stream consists of:

- START bit '0'.
- 2 status bits [REPEAT, VLOW].
- 4-bit function code [S3 S2 S1 S0].
- STOP bit '1'.
- 4 bits indicating which block was used [TX3...TX0].
- 4 bits indicating the number of transmitters learned into the decoder [CNT3...CNT0].
- 64 bits of the received transmission with the hopping code decrypted.


Note:	Data	is	always	clocked	in/out	Least
	Signif	icar	t Bit (LSI	B) first.		

The decoder will terminate the transmission of the data stream at any point where the clock is kept low for longer than 1 ms. Therefore, the microcontroller can only clock out the required bits. A maximum of 80 bits can be clocked out of the decoder.

#### FIGURE 4-1: HCS500 DECODER AND I/O INTERFACE LINES



#### FIGURE 4-2: DECODER VALID TRANSMISSION MESSAGE



## 4.2 Command Mode


#### 4.2.1 MICROCONTROLLER COMMAND MODE ACTIVATION

The microcontroller command consists of four parts. The first part activates the Command mode, the second part is the actual command, the third is the address accessed, and the last part is the data. The microcontroller starts the command by taking the clock line high for up to 500 ms. The decoder acknowledges the startup sequence by taking the data line high. The microcontroller takes the clock line low, after which the decoder will take the data line low, tri-state the data line and wait for the command to be clock in. The data must be set up on the rising edge and will be sampled on the falling edge of the clock line.

## 4.2.2 COLLISION DETECTION

The HCS500 uses collision detection to prevent clashes between the decoder and microcontroller. Whenever the decoder receives a valid transmission the following sequence is followed:

- The decoder first checks to see if the clock line is high. If the clock line is high, the valid transmission notification is aborted, and the microcontroller Command mode request is serviced.
- The decoder takes the data line high and checks that the clock line doesn't go high within 50 µs. If the clock line goes high, the valid transmission notification is aborted and the Command mode request is serviced.
- If the clock line goes high after 50 µs but before 500 ms, the decoder will acknowledge by taking the data line low.
- The microcontroller can then start to clock out the 80-bit data stream of the received transmission.



## FIGURE 4-3: MICROCONTROLLER COMMAND MODE ACTIVATION

## 4.2.3 COMMAND ACTIVATION TIMES

The command activation time (Table 4-1) is defined as the maximum time the microcontroller has to wait for a response from the decoder. The decoder will abort and service the command request. The response time depends on the state of the decoder when the Command mode is requested.

## TABLE 4-1: COMMAND ACTIVATION TIMES

## 4.2.4 DECODER COMMANDS

The command byte specifies the operation required by the controlling microcontroller. Table 4-2 lists the commands.

Decoder State	Min	Мах
While receiving transmissions	—	2.5 ms BPW <sub>MAX</sub> = 2.7 ms
During the validation of a received transmission	—	3 ms
During the update of the sync counters	—	40 ms
During learn		170 ms

\* These parameters are characterized but not tested.

## TABLE 4-2: DECODER COMMANDS

Instruction Command Byte		Operation
READ	F0 <sub>16</sub>	Read a byte from user EEPROM
WRITE	E1 <sub>16</sub>	Write a byte to user EEPROM
ACTIVATE_LRN	D2 <sub>16</sub>	Activate a learn sequence on the decoder
ERASE_ALL	C3 <sub>16</sub>	Activate an erase all function on the decoder
PROGRAM	B4 <sub>16</sub>	Program manufacturer's code and configuration byte

#### 4.2.5 READ BYTE/S FROM USER EEPROM

The read command (Figure 4-4) is used to read bytes from the user EEPROM. The offset in the user EEPROM is specified by the address byte which is truncated to seven bits (C to D). After the address, a dummy byte must be clocked in (D to E). The EEPROM data byte is clocked out on the next rising edge of the clock line with the Least Significant bit first (E to F). Sequential reads are possible by repeating sequence E to F within 1 ms after the falling edge of the previous byte's Most Significant Bit (MSB) bit. During the sequential read, the address value will wrap after 128 bytes. The decoder will terminate the read command if no clock pulses are received for a period longer than 1.2 ms.

## 4.2.6 WRITE BYTE/S TO USER EEPROM

The write command (Figure 4-5) is used to write a location in the user EEPROM. The address byte is truncated to seven bits (C to D). The data is clocked in Least Significant bit first. The clock line must be asserted to initiate the write. Sequential writes of bytes are possible by clocking in the byte and then asserting the clock line (D – F). The decoder will terminate the write command if no clock pulses are received for a period longer than 1.2 ms After a successful write sequence the decoder will acknowledge by taking the data line high and keeping it high until the clock line goes low.







FIGURE 4-5: WRITE BYTES TO USER EEPROM



## 4.2.7 ACTIVATE LEARN

The activate learn command (Figure 4-6) is used to activate a transmitter learning sequence on the decoder. The command consists of a Command mode activation sequence, a command byte, and two dummy bytes. The decoder will respond by taking the data line high to acknowledge that the command was valid and that learn is active.


Upon reception of the first transmission, the decoder will respond with a learn status message (Figure 4-7).

During learn, the decoder will acknowledge the reception of the first transmission by taking the data line high for 60 ms. The controlling microcontroller can clock out at most eight bits, which will all be zeros. All of the bits of the status byte are zero, and this is used to distinguish between a learn time-out status string and the first transmission received string. The controlling microcontroller must ensure that the clock line does not go high 60 ms after the falling edge of the data line, for this will terminate learn. Upon reception of the second transmission, the decoder will respond with a learn status message (Figure 4-8).


The learn status message after the second transmission consists of the following:

- 1 START bit.
- The function code [S3:S0] of the message is zero, indicating that this is a status string.
- The RESULT bit indicates the result of the learn sequence. The RESULT bit is set if successful and cleared otherwise.
- The OVR bit will indicate whether an exiting transmitter is over written. The OVR bit will be set if an existing transmitter is learned over.
- The [CNT3...CNT0] bits will indicate the number of transmitters learned on the decoder.
- The [TX3...TX0] bits indicate the block number used during the learning of the transmitter.






#### FIGURE 4-7: LEARN STATUS MESSAGE AFTER FIRST TRANSMISSION



## FIGURE 4-8: LEARN STATUS MESSAGE AFTER SECOND TRANSMISSION



## 4.2.8 ERASE ALL

The erase all command (Figure 4-9) erases all the transmitters in the decoder. After the command and two dummy bytes are clocked in, the clock line must be asserted to activate the command. After a successful completion of an erase all command, the data line is asserted until the clock line goes low.

## 4.3 Stand-alone Mode

The HCS500 decoder can also be used in stand-alone applications. The HCS500 will activate the data line for up to 500 ms if a valid transmission was received, and this output can be used to drive a relay circuit. To activate learn or erase all commands, a button must be connected to the CLK input. User feedback is indicated on an LED connected to the DATA output line. If the CLK line is pulled high, using the learn button, the LED will switch on. After the CLK line is kept high for longer than 2 seconds, the decoder will switch the LED line off, indicating that learn will be entered if the button is released. If the CLK line is kept high for another 6 seconds, the decoder will activate an ERASE\_ALL Command.

Learn mode can be aborted by taking the clock line high until the data line goes high (LED switches on). During learn, the data line will give feedback to the user and, therefore, must not be connected to the relay drive circuitry.

Note:	The REPS bit must be cleared in the con-
	figuration byte in Stand-alone mode.

After taking the clock low and before a transmitter is learn, any low-to-high change on the clock line may terminate learn. This has learn implications when a switch with contact bounce is used.

## 4.4 Erase All Command and Erase Command

The Table 4-3 describes two versions of the Erase All command.

Command Byte	Subcommand Byte	Description
C3 <sub>16</sub>	00 <sub>16</sub>	Erase all transmitters.
C3 <sub>16</sub>	01 <sub>16</sub>	Erase all transmit- ters except 1. The first transmitter in memory is not erased.

TABLE 4-3: ERASE ALL COMMAND

Subcommand 01 can be used where a transmitter with permanent status is implemented in the microcontroller software. Use of subcommand 01 ensures that the permanent transmitter remains in memory even when all other transmitters are erased. The first transmitter learned after any of the following events is the first transmitter in memory and becomes the permanent transmitter:

- 1. Programming of the manufacturer's code.
- 2. Erasing of all transmitters (subcommand 00 only).

#### 4.5 Test mode

A special test mode is activated after:

- 1. Programming of the manufacturer's code.
- 2. Erasing of all transmitters.

Test mode can be used to test a decoder before any transmitters are learned on it. Test mode enables testing of decoders without spending the time to learn a transmitter. Test mode is terminated after the first successful learning of an ordinary transmitter. In test mode, the decoder responds to a test transmitter. The test transmitter has the following properties:

- 1. crypt key = manufacturer's code.
- 2. Serial number = any value.
- 3. Discrimination bits = lower 10 bits of the serial number.
- 4. Synchronization counter value = any value (synchronization information is ignored).


Because the synchronization counter value is ignored in test mode, any number of test transmitters can be used, even if their synchronization counter values are different.

## 4.6 Power Supply Supervisor


Reliable operation of the HCS500 requires that the contents of the EEPROM memory be protected against erroneous writes. To ensure that erroneous writes do not occur after supply voltage "brown-out" conditions, the use of a proper power supply supervisor device (like Microchip part MCP100-450) is imperative.

## **HCS500**


#### FIGURE 4-9: ERASE ALL











## 5.0 DECODER PROGRAMMING

The decoder uses a 2K, 24LC02B serial EEPROM. The memory is divided between system memory that stores the transmitter information (read protected) and user memory (read/write). Commands to access the user memory are described in Sections 4.2.5 and 4.2.6.

The following information stored in system memory needs to be programmed before the decoder can be used:

- 64-bit manufacturer's code
- Decoder configuration byte
  - **Note 1:** These memory locations are read protected and can only be written to using the program command with the device powered up.
    - 2: The contents of the system memory is encrypted by a unique 64-bit key that is stored in the HCS500. To initialize the system memory, the HCS500's program command must be used. The EEPROM and HCS500 are matched, and the devices must be kept together. In-circuit programming is therefore recommended.

## 5.1 Configuration Byte

The decoder is configured during initialization by setting the appropriate bits in the configuration byte. The following table list the options:

Bit	Mnemonic	Description
0	LRN_MODE	Learning mode selection
		LRN_MODE = 0—Normal Learn
		LRN_MODE = 1—Secure Learn
1	LRN_ALG	Algorithm selection
		LRN_ALG = 0—KEELOQ Decryption Algorithm
		LRN_ALG = 1—XOR Algorithm
2	REPEAT	Repeat Transmission enable
		0 = Disable
		1 = Enabled
3	Not Used	Reserved
4	Not Used	Reserved
5	Not Used	Reserved
6	Not Used	Reserved
7	Not Used	Reserved

#### 5.1.1 LRN\_MODE

LRN\_MODE selects between two learning modes. With LRN\_MODE = 0, the Normal (serial number derived) mode is selected; with LRN\_MODE=1, the Secure (seed derived) mode is selected. See Section 6.0 for more detail on learning modes.

#### 5.1.2 LRN\_ALG

LRN\_ALG selects between the two available algorithms. With LRN\_ALG = 0, is selected the KEELOQ decryption algorithm is selected; with LRN\_ALG = 1, the XOR algorithm is selected. See Section 6.0 for more detail on learning algorithms.

#### 5.1.3 REPEAT

The HCS500 can be configured to indicate repeated transmissions. In a stand-alone configuration, repeated transmissions must be disabled.

## 5.2 Programming Waveform

The programming command consists of the following:

- Command Request Sequence (A to B)
- Command Byte (B to C)
- Configuration Byte (C to D)
- Manufacturer's Code Eight Data Bytes (D to G)
- Activation and Acknowledge Sequence (G to H)

## 5.3 Programming Data String

A total of 80 bits are clocked into the decoder. The 8-bit command byte is clocked in first, followed by the 8-bit configuration byte and the 64-bit manufacturer's code. The data must be clocked in Least Significant Bit (LSB) first. The decoder will then encrypt the manufacturer's code using the decoder's unique 64-bit EEPROM crypt key. After completion of the programming EEPROM, the decoder will acknowledge by taking the data line high (G to H). If the data line goes high within 30 ms after the clock goes high, programming also fails.




FIGURE 5-1: PROGRAMMING WAVEFORM

## 6.0 KEY GENERATION

The HCS500 supports three learning schemes which are selected during the initialization of the system EEPROM. The learning schemes are:

- Normal learn using the KEELOQ decryption algorithm
- Secure learn using the KEELOQ decryption algorithm
- Secure learn using the XOR algorithm

## 6.1 Normal (Serial Number derived) Learn using the KEELOQ Decryption Algorithm

This learning scheme uses the KEELOQ decryption algorithm and the 28-bit serial number of the transmitter to derive the crypt key. The 28-bit serial number is patched with predefined values as indicated below to form two 32-bit seeds.

SourceH = 60000000 00000000H + Serial Number | <sub>28 Bits</sub> SourceL = 20000000 00000000H + Serial Number | <sub>28 Bits</sub>

#### Then, using the KEELOQ decryption algorithm and the manufacturer's code the crypt key is derived as follows:

KeyH Upper 32 bits = F KEELOQ Decryption (SourceH) | 64-Bit Manufacturer's Code KeyL Lower 32 bits = F KEELOQ Decryption (SourceL) | 64-Bit Manufacturer's Code

## 6.2 Secure (Seed Derived) Learn using the KEELOQ Decryption Algorithm

This scheme uses the secure seed transmitted by the encoder to derive the two input seeds. The decoder always uses the lower 64 bits of the transmission to form a 60-bit seed. The upper 4 bits are always forced to zero.

#### For 32-bit seed encoders (HCS200, HCS201, HCS300, HCS301):

SourceH = Serial Number Lower 28 bits SourceL = Seed 32 bits

#### For 48-bit seed encoders (HCS360, HCS361):

SourceH = Serial Number (with upper 4 bits set to zero) Upper 16 bits <<16 + Seed Upper 16 bits SourceL = Seed Lower 32 bits

#### For 60-bit seed encoders (HCS362, HCS365, HCS370, HCS410, HCS412, HCS473):

SourceH = Seed  $_{\text{Upper 32 bits}}$  (with upper 4 bits set to zero) SourceL = Seed  $_{\text{Lower 32 bits}}$ 

#### The KEELOQ decryption algorithm and the manufacturer's code is used to derive the crypt key as follows:

KeyH <sub>Upper 32 bits</sub> = Decrypt (SourceH) <sub>64 Bit Manufacturer's Code</sub> KeyL <sub>Lower 32 bits</sub> = Decrypt (SourceL) <sub>64 Bit Manufacturer's Code</sub>

## 6.3 Secure (Seed Derived) Learn using the XOR Algorithm

This scheme uses the seed transmitted by the encoder to derive the two input seeds. The decoder always use the lower 64 bits of the transmission to form a 60-bit seed. The upper 4 bits are always forced to zero.

#### For 32-bit seed encoders (HCS200, HCS201, HCS300, HCS301):

SourceH = Serial Number Lower 28 bits SourceL = Seed  $_{32 \text{ bits}}$ 

#### For 48-bit seed encoders (HCS360/HCS361):

SourceH = Serial Number (with upper 4 bits set to zero) Upper 16 bits <<16 + Seed Upper 16 bits SourceL = Seed Lower 32 bits

#### For 60-bit seed encoders (HCS362, HCS365, HCS370, HCS410, HCS412, HCS473):

SourceH = Seed  $_{Upper 32 bits}$  with upper 4 bits set to zero SourceL = Seed  $_{Lower 32 bits}$ 

#### Then, using the manufacturer's code the crypt key is derived as follows:

KeyH <sub>Upper 32 bits</sub> = SourceH **XOR** 64-Bit Manufacturer's Code <sub>Upper 32 bits</sub> KeyL <sub>Lower 32 bits</sub> = SourceL **XOR** 64-Bit Manufacturer's Code <sub>Lower 32 bits</sub>

## 7.0 KEELOQ ENCODERS

## 7.1 Transmission Format (PWM)


The KEELOQ encoder transmission is made up of several parts (Figure 7-1). Each transmission begins with a preamble and a header, followed by the encrypted and then the fixed data. The actual data is 66/69 bits which consists of 32 bits of encrypted data and 34/35 bits of non-encrypted data. Each transmission is followed by a guard period before another transmission can begin. The code hopping portion provides up to four billion changing code combinations and includes the button status bits (based on which buttons were activated), along with the synchronization counter value and some discrimination bits. The non-code hopping portion is comprised of the status bits, the function bits, and the 28-bit serial number. The encrypted and non-encrypted combined sections increase the number of combinations to  $7.38 \times 10^{19}$ .

## 7.2 Code Word Organization


The HCS encoder transmits a 66/69-bit code word when a button is pressed. The 66/69-bit word is constructed from a code hopping portion and a non-code hopping portion (Figure 7-2).

The **Encrypted Data** is generated from four button bits, two overflow counter bits, ten discrimination bits, and the 16-bit synchronization counter value.

The **Non-encrypted Data** is made up from 2 status bits, 4 function bits, and the 28/32-bit serial number.



## FIGURE 7-2: CODE WORD ORGANIZATION



## 8.0 ELECTRICAL CHARACTERISTICS FOR HCS500

## Absolute Maximum Ratings<sup>†</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65 °C to +150 °C
Voltage on any pin with respect to VSS (except VDD)	0.6V to VDD +0.6V
Voltage on VDD with respect to Vss	0 to +7.5V
Total power dissipation (Note)	700 mW
Maximum current out of Vss pin	200 mA
Maximum current into VDD pin	150 mA
Input clamp current, Iικ (Vι < 0 or Vι > VDD)	± 20 mA
Output clamp current, IOK (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
<b>Note:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD - $\sum$ IOH} + $\sum$ {(VDD-VOR	H) x IOH} + $\Sigma$ (VOI x IOL)

<sup>†</sup> **NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Standard Operating Conditions (unless otherwise stated)Operating temperatureCommercial (C): $0^{\circ}C \le TA \le +70^{\circ}C$ Industrial (I): $-40^{\circ}C \le TA \le +85^{\circ}C$						
Symbol	Parameters	Min	Typ <sup>(†)</sup>	Max	Units	Conditions
Vdd	Supply voltage	3.0	_	5.5	V	
VPOR	VDD start voltage to ensure RESET	_	Vss	—	V	
SVDD	VDD rise rate to ensure RESET	0.05*		—	V/ms	
IDD	Supply current		1.8 0.3	2.4 5	mA μA	FOSC = 4 MHz, VDD = 5.5V SLEEP mode (no RF input)
IPD	Power-Down Current	_	0.25 0.3	4 5	μΑ μΑ	VDD = 3.0V, Commercial VDD = 3.0V, Industrial
VIL	Input low voltage	Vss Vss Vss		0.8 0.15 VDD 0.15 VDD	V V V	VDD between 4.5V and 5.5V Otherwise MCLR
Vін	Input high voltage	2.0 0.25 Vdd + 0.8 0.85 Vdd		Vdd Vdd Vdd	V V V	VDD between 4.5V and 5.5V Otherwise MCLR
Vol	Output low voltage	—	_	0.6	V	IOL = 8.7 mA, VDD = 4.5V
Voн	Output high voltage	Vdd - 0.7	_	_	V	ЮН = -5.4 mA, VDD = 4.5V

#### TABLE 8-1: DC CHARACTERISTICS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


\* These parameters are characterized but not tested.

Note: Negative current is defined as coming out of the pin.

## TABLE 8-2: AC CHARACTERISTICS

		Standard Op Commercial ( Industrial (I):	C): 0°C ≤	nditions (u ≤ TA ≤ +70° C ≤ TA ≤ +8	С	rwise specified):
Symbol	Symbol         Parameters         Min         Typ         Max         Units         Conditions					
TE	Transmit elemental period	65		660	μs	
Tod	Output delay	48	75	237	ms	
TMCLR	MCLR low time	150		—	ns	
Τον	Time output valid	_	150	222	ms	

## FIGURE 8-1: RESET WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



## 8.1 AC Electrical Characteristics

## 8.1.1 COMMAND MODE ACTIVATION

		Standard Operating Conditions (unless otherwise specific Commercial (C): $0^{\circ}C \le TA \le +70^{\circ}C$ Industrial (I): $-40^{\circ}C \le TA \le +85^{\circ}C$				
Symbol	Parameters	Min	Тур	Max	Units	
Treq	Command request time	0.0150		500	ms	
TRESP	Microcontroller request acknowledge time	_	—	1	ms	
Таск	Decoder acknowledge time	—	—	30	μs	
TSTART	Start Command mode to first command bit	20	—	1000	μs	
TCLKH	Clock high time	20		1000	μs	
TCLKL	Clock low time	20		1000	μs	
FCLK	Clock frequency	500	—	25000	Hz	
TDS	Data hold time	14	—	—	μs	
Тсмр	Command validate time	—	—	10	μs	
TADDR	Address validate time	—	—	10	μs	
Tdata	Data validate time	—	—	10	μs	

\* These parameters are characterized but not tested.

## 8.1.2 READ FROM USER EEPROM COMMAND

Standard Operating Conditions (unless of Commercial (C): $0^{\circ}C \le TA \le +70^{\circ}C$ Industrial (I): $-40^{\circ}C \ \delta TA \le +85^{\circ}C$					ise specified):
Symbol	Parameters	Min	Тур	Max	Units
Trd	Decoder EEPROM read time	400	—	1500	μs

\* These parameters are characterized but not tested.

## 8.1.3 WRITE TO USER EEPROM COMMAND

		Standard Opera Commercial (C) Industrial (I):	ating Conditions : 0°C ≤ TA ≤ + -40°C ≤ TA ≤	70°C	vise specified):
Symbol	Parameters	Min	Тур	Мах	Units
Twr	Write command activation time	20	_	1000	μs
Таск	EEPROM write acknowledge time	—	—	10	ms
TRESP	Microcontroller acknowledge response time	20	_	1000	μs
Таск2	Decoder response acknowledge time	_	_	10	μs

## 8.1.4 ACTIVATE LEARN COMMAND IN MICRO MODE

		Standard Operatin Commercial (C): Industrial (I):	n <b>g Conditions (</b> 0°C ≤ TA ≤ +70 -40°C ≤ TA ≤ +	°C	se specified):
Symbol	Parameters	Min	Тур	Max	Units
Tlrn	Learn command activation time	20	—	1000	μs
Таск	Decoder acknowledge time	—	—	20	μs
TRESP	Microcontroller acknowledge response time	20	_	1000	μs
TACK2	Decoder data line low	—	—	10	μs

\* These parameters are characterized but not tested.

## 8.1.5 ACTIVATE LEARN COMMAND IN STAND-ALONE MODE

Standard Operating Conditions (unless otherwise specified Commercial (C): $0^{\circ}C \le TA \le +70^{\circ}C$ Industrial (I): $-40^{\circ}C \le TA \le +85^{\circ}C$						
Symbol	Parameters	Min	Тур	Мах	Units	
TPP1	Command request time	—	—	100	ms	
TPP2	Learn command activation time	—	—	2	S	
Тррз	Erase-all command activation time	_	_	6	S	

\* These parameters are characterized but not tested.

## 8.1.6 LEARN STATUS STRING

		Standard Opera Commercial (C) Industrial (I):	ating Conditions : 0°C ≤ TA ≤ + -40°C ð TA ≤	70°C	vise specified):
Symbol	Parameters	Min	Тур	Max	Units
Трні	Command request time	—	—	500	ms
TCLA	Microcontroller command request time	0.005	_	500	ms
ТСА	Decoder request acknowledge time	—	_	10	μs
TCLH	Clock high hold time			1.2	ms
TCLL	Clock low hold time	0.020	—	1.2	ms
TCLKH	Clock high time	20	—	1000	μs
TCLKL	Clock low time	20	—	1000	μs
FCLK	Clock frequency	500	—	25000	Hz
TDS	Data hold time	—	—	5	μs

#### 8.1.7 ERASE ALL COMMAND

		Standard Operatin Commercial (C): Industrial (I):	n <b>g Conditions (</b> 0°C ≤ TA ≤ +70 -40°C ≤ TA ≤ +	O°C	se specified):
Symbol	Parameters	Min	Тур	Max	Units
TERA	Learn command activation time	20	—	1000	μs
Таск	Decoder acknowledge time	20	—	210	ms
TRESP	Microcontroller acknowledge response time	20	—	1000	μs
TACK2	Decoder data line low	—	—	10	μs

\* These parameters are characterized but not tested.

## 8.1.8 PROGRAMMING COMMAND

		Standard Operatin Commercial (C): Industrial (I):	ng Conditions ( 0°C ≤ TA ≤ +70 -40°C ≤ TA ≤ +	)°C	se specified):
Symbol	Parameters	Min	Тур	Max	Units
TPP1	Command request time	—	—	500	ms
TPP2	Decoder acknowledge time	—	_	1	ms
Тррз	Start Command mode to first command bit	20	—	1000	μs
TPP4	Data line low before tri-stated	—	—	5	μs
TCLKH	Clock high time	20	—	1000	μs
TCLKL	Clock low time	20	_	1000	μs
FCLK	Clock frequency	500	_	25000	Hz
TDS	Data hold time	—	—	5	μs
Тсмр	Command validate time	—	_	10	μs
Таск	Command acknowledge time	30	—	240	ms
TWT2	Acknowledge respond time	20	—	1000	μs
TALW	Data low after clock low	—	—	10	μs




FIGURE 8-2: TYPICAL MICROCONTROLLER INTERFACE CIRCUIT

## 9.0 PACKAGING INFORMATION

## 9.1 Package Marking Information

8-Lead PDIP (300 mil)



8-Lead SOIC (150 mil)



Example



Example





Legend	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters er specific information.


\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### 9.2 Package Details

8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)








	Units			INCHES*		N	MILLIMETERS	
Dimen	sion	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins		n		8			8	
Pitch		р		.100			2.54	
Top to Seating Plane		Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness		A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane		A1	.015			0.38		
Shoulder to Shoulder Width		Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width		E1	.240	.250	.260	6.10	6.35	6.60
Overall Length		D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane		Г	.125	.130	.135	3.18	3.30	3.43
Lead Thickness		С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width		B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width		В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§	eВ	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top		α	5	10	15	5	10	15
Mold Draft Angle Bottom		β	5	10	15	5	10	15
* Controlling Baramatar			-			-		


\* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

8-Lead Plastic Small Outline (SM) - Medium, 208 mil (SOIC)







		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.070	.075	.080	1.78	1.97	2.03
Molded Package Thickness	A2	.069	.074	.078	1.75	1.88	1.98
Standoff §	A1	.002	.005	.010	0.05	0.13	0.25
Overall Width	E	.300	.313	.325	7.62	7.95	8.26
Molded Package Width	E1	.201	.208	.212	5.11	5.28	5.38
Overall Length	D	.202	.205	.210	5.13	5.21	5.33
Foot Length	L	.020	.025	.030	0.51	0.64	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.43	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter § Significant Characteristic

Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

Drawing No. C04-056

## **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

## **READER RESPONSE**


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE: Reader Response   From: Name   Company	To:		Technical Publications Manager Total Pages Sent
Company	RE	:	Reader Response
Address   City / State / ZIP / Country   Telephone: ()	Fro	m:	Name
City / State / ZIP / Country         Telephone: ()         Application (optional):         Would you like a reply?Y         Device: HCS500         Literature Number: DS40153C         Questions:         1. What are the best features of this document?         2. How does this document meet your hardware and software development needs?         3. Do you find the organization of this data sheet easy to follow? If not, why?			Company
Telephone: ()			
Application (optional):   Would you like a reply?YN   Device: HCS500   Literature Number: DS40153C   Questions:   1. What are the best features of this document?			
Would you like a reply?YN         Device: HC\$500       Literature Number: D\$40153C         Questions:         1. What are the best features of this document?	۸pr	olice	
Device: HCS500       Literature Number: DS40153C         Questions:		-	
Questions:         1. What are the best features of this document?         2. How does this document meet your hardware and software development needs?         3. Do you find the organization of this data sheet easy to follow? If not, why?	000	uia	
<ol> <li>What are the best features of this document?</li> <li>How does this document meet your hardware and software development needs?</li> <li>Bo you find the organization of this data sheet easy to follow? If not, why?</li> </ol>	De	vice	Elterature Number: DS40153C
<ul> <li>2. How does this document meet your hardware and software development needs?</li> <li>3. Do you find the organization of this data sheet easy to follow? If not, why?</li> </ul>	Que	esti	ions:
<ol> <li>Do you find the organization of this data sheet easy to follow? If not, why?</li> </ol>	1.	W	hat are the best features of this document?
<ol> <li>Do you find the organization of this data sheet easy to follow? If not, why?</li> </ol>			
<ol> <li>Do you find the organization of this data sheet easy to follow? If not, why?</li> </ol>			
	2.	Hc	ow does this document meet your hardware and software development needs?
		_	
4. What additions to the data sheet do you think would enhance the structure and subject?	3.	Do	you find the organization of this data sheet easy to follow? If not, why?
4. What additions to the data sheet do you think would enhance the structure and subject?			
	1	\ <u>\</u> \/	hat additions to the data sheet do you think would enhance the structure and subject?
	ч.	vvi	
5. What deletions from the data sheet could be made without affecting the overall usefulness?	5.	W	hat deletions from the data sheet could be made without affecting the overall usefulness?
6. Is there any incorrect or misleading information (what and where)?	6.	ls	there any incorrect or misleading information (what and where)?
7. How would you improve this document?	7.	Hc	w would you improve this document?
	0		
8. How would you improve our software, systems, and silicon products?	ō.	ПС	would you improve our soltware, systems, and silicon products?

## **HCS500 PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



#### Sales and Support

#### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277

3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

## **HCS500**

NOTES:

Microchip's Secure Data Products are covered by some or all of the following patents:

Code hopping encoder patents issued in Europe, U.S.A., and R.S.A. — U.S.A.: 5,517,187; Europe: 0459781; R.S.A.: ZA93/4726 Secure learning patents issued in the U.S.A. and R.S.A. — U.S.A.: 5,686,904; R.S.A.: 95/5429

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microID, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo 2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower

No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 **Hong Kong** Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471-6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### EUROPE

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 **France** Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany** Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

HCS500/P HCS500-I/SM HCS500/SM HCS500T/SM HCS500-I/P