SPRS106G - OCTOBER 1999 - REVISED JULY 2006

- High-Performance Fixed-Point Digital Signal Processor (DSP) – TMS320C6205
 - 5-ns Instruction Cycle Time
 - 200-MHz Clock Rate
 - Eight 32-Bit Instructions/Cycle
 - 1600 MIPS
- VelociTI[™] Advanced-Very-Long-Instruction-Word (VLIW) TMS320C62x[™] DSP Core
 - Eight Highly Independent Functional Units:
 - Six ALUs (32-/40-Bit)
 - Two 16-Bit Multipliers (32-Bit Result)
 - Load-Store Architecture With 32 32-Bit General-Purpose Registers
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- Instruction Set Features
 - Byte-Addressable (8-, 16-, 32-Bit Data)
 - 8-Bit Overflow Protection
 - Saturation
 - Bit-Field Extract, Set, Clear
 - Bit-Counting
 - Normalization
- 1M-Bit On-Chip SRAM
 - 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
 - 512K-Bit Dual-Access Internal Data (64K Bytes)
 - Organized as Two 32K-Byte Blocks for Improved Concurrency
- 32-Bit External Memory Interface (EMIF)
 - Glueless Interface to Synchronous Memories: SDRAM or SBSRAM
 - Glueless Interface to Asynchronous Memories: SRAM and EPROM
 - 52M-Byte Addressable External Memory Space
- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel
- Flexible Phase-Locked-Loop (PLL) Clock Generator

- 32-Bit/33-MHz Peripheral Component Interconnect (PCI) Master/Slave Interface Conforms to:
 - PCI Specification 2.2
 - Power Management Interface 1.1 Meets Requirements of PC99
 - PCI Access to All On-Chip RAM, Peripherals, and External Memory (via EMIF)
 - Four 8-Deep x 32-Wide FIFOs for Efficient PCI Bus Data Transfer
 - 3.3/5-V PCI Operation
 - Three PCI Bus Address Registers: Prefetchable Memory Non-Prefetchable Memory I/O
 - Supports 4-Wire Serial EEPROM Interface
 - PCI Interrupt Request Under DSP Program Control
 - DSP Interrupt Via PCI I/O Cycle
- Two Multichannel Buffered Serial Ports (McBSPs)
 - Direct Interface to T1/E1, MVIP, SCSA Framers
 - ST-Bus-Switching Compatible
 - Up to 256 Channels Each
 - AC97-Compatible
 - Serial-Peripheral-Interface (SPI) Compatible (Motorola[™])
- Two 32-Bit General-Purpose Timers
- IEEE-1149.1 (JTAG[†]) Boundary-Scan-Compatible
- 288-Pin MicroStar BGA[™] Package (GHK and ZHK Suffixes)
- 0.15-µm/5-Level Metal Process
 CMOS Technology
- 3.3-V I/Os, 1.5-V Internal, 5-V Voltage Tolerance for PCI I/O Pins



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI, TMS320C62x, and MicroStar BGA are trademarks of Texas Instruments.

Motorola is a trademark of Motorola, Inc.

[†]IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

Table	of	Contents

revision history 3	
GHK and ZHK BGA packages (bottom view) 4	
description	
device characteristics	
functional and CPU (DSP core) block diagram7	
CPU (DSP core) description 8	
memory map summary 10	
signal groups description 11	
signal descriptions	
development support	
documentation support	
clock PLL	
power-down mode logic	
power-supply sequencing 32	
absolute maximum ratings over operating case	
temperature range	
recommended operating conditions	
recommended operating conditions (PCI only) 33	
electrical characteristics over recommended	
rangesof supply voltage and operating	
case temperature	

electrical characteristics over recommended ranges of supply voltage and operating case temperature (PCI only)
parameter measurement information 35
input and output clocks 36
asynchronous memory timing 38
synchronous-burst memory timing 41
synchronous DRAM timing 43
HOLD/HOLDA timing
reset timing 48
external interrupt timing 50
PCI I/O timings
PCI reset timing
PCI serial EEPROM interface timing 53
multichannel buffered serial port timing 54
DMAC, timer, power-down timing 64
JTAG test-port timing
mechanical data



REVISION HISTORY

This data sheet revision history highlights the technical changes made to the SPR106E device-specific data sheet to make it an SPRS106F revision. It also highlights technical changes made to SPRS219F to generate SPRS219G. These changes are marked by **[Revision G]** in the Revision History below.

Scope: Applicable updates to the C62x device family, specifically relating to the C6205 device, have been incorporated.


PAGE(S) NO.	ADDITIONS/CHANGES/DELETIONS
	Added information for the ZHK Mechanical Package [Revision G] Moved Revision History to front of document [Revision G]
6	Device Characteristics, Characteristics of the C6205 Processor table: Hardware Features, Peripherals: Updated description for PCI
24	device and development-support tool nomenclature section: Updated paragraphs and Figure [Revision G]
28	Table 4, C6205 PLL Component Selection Table, Typical Lock Time (μs) section: Changed "75 MS" to "75 μs" [Revision G]
67–68	Added "Mechanical Data" title and paragraph Added Package Information section [Revision G]



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

GHK and ZHK BGA packages (bottom view)

GHK and ZHK 288-PIN BALL GRID ARRAY (BGA) PACKAGES (BOTTOM VIEW)





description

The TMS320C62x[™] DSPs (including the TMS320C6205 device) compose the fixed-point DSP generation in the TMS320C6000[™] DSP platform. The TMS320C6205 (C6205) device is based on the high-performance, advanced VelociTI[™] very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making the C6205 an excellent choice for multichannel and multifunction applications.

With performance of up to 1600 million instructions per second (MIPS) at a clock rate of 200 MHz, the C6205 offers cost-effective solutions to high-performance DSP-programming challenges. The C6205 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6205 can produce two multiply-accumulates (MACs) per cycle for a total of 400 million MACs per second (MMACS). The C6205 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6205 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a peripheral component interconnect (PCI) module that supports 33-MHz master/slave interface and 4-wire serial EEPROM interface, and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C6205 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows[™] debugger interface for visibility into source code execution.

TMS320C6000 is a trademark of Texas Instruments. Windows is a registered trademark of Microsoft Corporation.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

device characteristics

Table 1 provides an overview of the C6205 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count, etc.


H	C6205	
	EMIF	1
	DMA	4-Channel With Throughput Enhancements
Peripherals	PCI (Device ID, bits 15:0, A106h [default value])	1
	McBSPs	2
	32-Bit Timers	2
	Size (Bytes)	64K
Internal Program Memory	Organization	1 Block: 64K Bytes Cache/Mapped Program
	Size (Bytes)	64K
Internal Data Memory	Organization	2 Blocks: Four 16-Bit Banks per Block, 50/50 Split
CPU ID+Rev ID	Control Status Register (CSR.[31:16])	0x0003
Frequency	MHz	200
Cycle Time	ns	5 ns (C6205-200)
	Core (V)	1.5
Voltage	I/O (V)	3.3
	Voltage Tolerance for PCI I/O Pins (V)	5.0
PLL Options	CLKIN frequency multiplier	Bypass (x1), x4, x6, x7, x8, x9, x10, and x11
BGA Package	16 x 16 mm	288-Pin MicroStar BGA™ (GHK/ZHK)
Process Technology	μm	0.15 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	PD
Device Part Numbers	(For more details on the C6000™ DSP part numbering, see Figure 4)	TMX320C6205GHK TMX320C6205ZHK

Table 1. Characteristics of the C6205 Processor

C6000 is a trademark of Texas Instruments.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006



functional and CPU (DSP core) block diagram



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

CPU (DSP core) description

The CPU fetches VelociTI[™] advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI[™] VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the Functional and CPU (DSP Core) Block Diagram and Figure 1]. The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the 256-bit wide fetch-packet boundary, the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006




Figure 1. TMS320C62x CPU (DSP Core) Data Paths



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

memory map summary


Table 2 shows the memory map address ranges of the C6205 device. The C6205 device has the capability of a MAP 0 or MAP 1 memory block configuration. The maps differ in that MAP 0 has *external memory* mapped at address 0x0000 0000 and MAP 1 has *internal memory* mapped at address 0x0000 0000. These memory block configurations are set up at reset by the boot configuration pins (generically called BOOTMODE[4:0]). For the C6205 device, the BOOTMODE configuration is handled, at reset, by the expansion bus module (specifically XD[4:0] pins). For more detailed information on the C6205 device settings, which include the device boot mode configuration at reset and other device-specific configurations, see *TMS320C620x/C670x DSP Boot Modes and Configuration* (literature number SPRU642).

MEMORY BLOCK	BLOCK SIZE			
MAP 0	MAP 1	(BYTES)	HEX ADDRESS RANGE	
External Memory Interface (EMIF) CE0	Internal Program RAM	64K	0000 0000 – 0000 FFFF	
EMIF CE0	Reserved	4M – 64K	0001 0000 – 003F FFFF	
EMIF CE0	EMIF CE0	12M	0040 0000 - 00FF FFFF	
EMIF CE1	EMIF CE0	4M	0100 0000 – 013F FFFF	
Internal Program RAM	EMIF CE1	64K	0140 0000 – 0140 FFFF	
Reserved	EMIF CE1	4M – 64K	0141 0000 – 017F FFFF	
EMIF Re	gisters	256K	0180 0000 – 0183 FFFF	
DMA Control	er Registers	256K	0184 0000 – 0187 FFFF	
Rese	rved	256K	0188 0000 – 018B FFFF	
McBSP 0 F	Registers	256K	018C 0000 – 018F FFFF	
McBSP 1 F	256K	0190 0000 – 0193 FFFF		
Timer 0 R	256K	0194 0000 – 0197 FFFF		
Timer 1 R	256K	0198 0000 – 019B FFFF		
Interrupt Selec	tor Registers	256K	019C 0000 – 019F FFFF	
Rese	rved	256K	01A0 0000 – 01A3 FFFF	
PCI Reg	gisters	320K	01A4 0000 – 01A8 FFFF	
Rese	6M – 576K	01A9 0000 – 01FF FFFF		
EMIF	16M	0200 0000 – 02FF FFFF		
EMIF	16M	0300 0000 – 03FF FFFF		
Rese	rved	2G – 64M	0400 0000 – 7FFF FFFF	
Internal Da	ata RAM	64K	8000 0000 – 8000 FFFF	
Rese	2G – 64K	8001 0000 – FFFF FFFF		

Table 2. TMS320C6205 Memory Map Summary



SPRS106G - OCTOBER 1999 - REVISED JULY 2006



signal groups description

Figure 2. CPU (DSP Core) Signals



SPRS106G – OCTOBER 1999 – REVISED JULY 2006

signal groups description (continued)





Figure 3. Peripheral Signals



SPRS106G - OCTOBER 1999 - REVISED JULY 2006



signal groups description (continued)

Figure 3. Peripheral Signals (Continued)



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

		Signal Descriptions
L NO	TYPET	DESCRIPTION
		I CLOCK/PLL
J3	1	Clock Input
		Clock output at half of device speed
T19	0	Used for synchronous memory interface
		Clock mode select 0
1.0	Ι.	Selects whether the on-chip PLL is used or bypassed. For more details, see the <i>Clock PLL</i> section.
L3		•The PLL Multiply Factor is selected at boot configuration. For more details, see the EMIF – Data pin descriptions and the clock PLL section.
K5	A§	PLL analog V _{CC} connection for the low-pass filter
L2	A§	PLL analog GND connection for the low-pass filter
L1	A§	PLL low-pass filter connection to external components and a bypass capacitor
	•	JTAG EMULATION
E17	I	JTAG test-port mode select (features an internal pullup)
D19	O/Z	JTAG test-port data out
D18	I	JTAG test-port data in (features an internal pullup)
D17	I	JTAG test-port clock
C19	I	JTAG test-port reset (features an internal pulldown)
E18	I/O/Z	Emulation pin 1, pullup with a dedicated 20-k Ω resistor¶
F15	I/O/Z	Emulation pin 0, pullup with a dedicated 20-k Ω resistor¶
		RESET AND INTERRUPTS
C3	I	Device reset
٨٩		Nonmaskable interrupt
Ao	1	•Edge-driven (rising edge)
B15		
C15	<u> </u>	External interrupts
A16	_ '	Edge-driven Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0])
B16		
A15	0	Interrupt acknowledge for all active interrupts serviced by the CPU
F12		
A14		Active interrupt identification number
B14	-	Valid during IACK for all active interrupts (not just external) Encoding order follows the interrupt-service fetch-packet ordering
C14		
		POWER-DOWN STATUS
B18	0	Power-down modes 2 or 3 (active if high)
	NO. J3 T19 L3 K5 L2 L1 E17 D19 D18 D17 C19 E18 F15 C19 E18 F15 C19 E18 F15 C19 E18 F15 C19 E18 F15 C15 A16 B16 A15 F12 A14 B14 C14	NO. TYPET J3 I J3 I T19 O L3 I K5 A§ L2 A§ L1 A§ L1 A§ D17 I D19 O/Z D18 I D17 I C19 I E18 I/O/Z F15 I/O/Z G3 I A8 I B15 I C15 I A16 O F12 O A14 O B14 C14

[†]I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

[‡] PLLV, PLLG, and PLLF are not part of external voltage supply or ground. See the *clock PLL* section for information on how to connect these pins. § A = Analog Signal (PLL Filter)

¶ For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-kΩ resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-kΩ resistor.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

SIGN	4L		
NAME	NO.	TYPE [†]	DESCRIPTION
			PCI INTERFACE
PCLK	W5	I	PCI input clock
AD31	D2		
AD30	E3]	
AD29	E2]	
AD28	E1		
AD27	F3		
AD26	F5]	
AD25	F1]	
AD24	G3	1	
AD23	H3]	
AD22	H2]	
AD21	J1	1	PCI Data-Address bus
AD20	H1]	
AD19	M2	1	
AD18	M1	1	
AD17	N2	1	
AD16	N1	107	
AD15	T1	I/O/Z	
AD14	V2	1	
AD13	U2	1	
AD12	U1	1	
AD11	W3	1	
AD10	W2	1	
AD9	V1	1	
AD8	U4	1	
AD7	W4]	
AD6	U5]	
AD5	V5]	
AD4	U6]	
AD3	V6	-	
AD2	V3		
AD1	W6		
AD0	U7		
PCBE3	G2	1	
PCBE2	M3	1	
PCBE1	T2	I/O/Z	PCI command/byte enable signals
PCBE0	V4	1	



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

Signal Descriptions (Continued)

SIGNA	SIGNAL					
NAME	NO.	TYPE [†]	DESCRIPTION			
	PCI INTERFACE (CONTINUED)					
PINTA	C1	O/Z	PCI interrupt A			
PREQ	F2	O/Z	PCI bus request (bus arbitration)			
PSERR	P5	O/Z	PCI system error			
PPERR	P2	I/O/Z	PCI parity error			
PRST	C2	I	PCI reset			
PDEVSEL	R2	I/O/Z	PCI device select			
PGNT	D1	1	PCI bus grant (bus arbitration)			
PFRAME	N5	I/O/Z	PCI frame			
PIRDY	P1	I/O/Z	PCI initiator ready			
PPAR	Т3	I/O/Z	PCI parity			
PIDSEL	H5	I	PCI initialization device select			
PSTOP	R1	I/O/Z	PCI stop			
PTRDY	N3	I/O/Z	PCI target ready			
XSP_CLK	C17	0	Serial EEPROM clock			
XSP_DI	C18	1	Serial EEPROM data in, pulldown with a dedicated 20-k Ω resistor			
XSP_DO	B19	0	Serial EEPROM data out			
XSP_CS	C11	0	Serial EEPROM chip select			
			3.3-V auxiliary power supply detect.			
3.3VauxDET	B1	1	Used to indicate the presence of 3.3Vaux. A weak pulldown must be implemented to this pin.			
3.3Vaux	B2	S	3.3-V auxiliary power supply voltage			
PME	D3	0	Power management event			
PWR_WKP	A2		Power wakeup signal			
		EM	IF – CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY			
CE3	V18					
CE2	U17		Memory space enables			
CE1	W18	O/Z	Enabled by bits 24 and 25 of the word address			
CE0	V17		Only one asserted during any external data access			
BE3	U16	1	Byte-enable control			
BE2	W17	1	Decoded from the two lowest bits of the internal address			
BE1	V16	O/Z	Byte-write enables for most types of memory			
BE0	W16		Can be directly connected to SDRAM read and write mask signal (SDQM)			
			EMIF – ADDRESS			
EA21	V7					
EA20	W7	O/Z High Imped				
EA19	U8		External address (word address)			
EA18	V8					
EA17	W8					
EA19 EA18 EA17	U8 V8 W8		External address (word address) dance, S = Supply Voltage, GND = Ground			

[†]I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

	Signal Descriptions (Continued)				
SIGNAL		TYPE [†]	DESCRIPTION		
NAME	NO.	TIFET	DESCRIPTION		
			EMIF – ADDRESS (CONTINUED)		
EA16	W9				
EA15	V9				
EA14	U9				
EA13	W10				
EA12	V10				
EA11	U10				
EA10	W11				
EA9	V11	O/Z	External address (word address)		
EA8	U11				
EA7	R11				
EA6	W12				
EA5	U12				
EA4	R12				
EA3	W13				
EA2	V13				
			EMIF – DATA		
ED31	F14				
ED30	E19				
ED29	F17				
ED28	G15				
ED27	F18				
ED26	F19				
ED25	G17				
ED24	G18		External data		
ED23	G19		Used for transfer of EMIF data		
ED22	H17		Also controls initialization of DSP modes at reset via pullup/pulldown resistors		
ED21	H18		ED31 - PLL_Conf2 ED27 - PLL_Conf1		
ED20	H19	I/O/Z	ED23 - PLL_Conf0		
ED19	J18		ED15 - EEPROM autoinitialization		
ED18	J19		ED8 - Endianness ED[7:5] - EEPROM size		
ED17	K15		ED[4:0] - Bootmode		
ED16	K17				
ED15	K18				
ED14	K19				
ED13	L17				
ED12	L18				
ED11	L19				
ED10	M19				
ED9	M18				

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

NAMEPYPEIDESCRIPTION100N10N10101N10N10102N10N10102N10N10103N10N10104P18N10105N10N10102R10N10101R10N10102R10N10103N10N10104N10Asynchronous memory read-enable105N110N10104N12Asynchronous memory read-enable105N110N10104N12Asynchronous memory read-enable105N110N10107N11Asynchronous memory read-enable108N14N12Asynchronous memory read-enable109N14N12Asynchronous memory read-enable1000N14N12SDRAM dolfers to logparate for deactivate command)1010N14N12SDRAM dolfers to logparate for deactivate command)1011N14N12SDRAM withe-enableSBSRAM address strobe-SBSRAM address stro				Signal Descriptions (Continued)			
NAME NO. EMIF - DATA (CONTINUED) ED8 M17 ED7 N19 ED6 P19 ED5 N15 ED4 P18 VOZ External data ED2 R19 External data External data ED1 R18 External data External data ED2 R19 External data External data ED3 R17 External data External data ED4 R18 External data External data ED3 R17 External data External data ED4 R18 External data External data ED3 R17 External data External data ED4 R14 O/Z Asynchronous memory read-enable ADE W14 O/Z Asynchronous memory read-enable ADE W14 O/Z SDRAM (SDRAM)SYNCHRONOUS BURST SRAM (SBRSAM) CONTROL SD2AS/SSSADS V19 O/Z SDRAM (SDRAM)SYNCHRONOUS BURST SRAM (SBRSAM) Address strobe SDRAS/SSSADS V19 </td <td>SIGNAL</td> <td></td> <td>TYPFT</td> <td>DESCRIPTION</td>	SIGNAL		TYPFT	DESCRIPTION			
ED8 M17 ED7 N19 ED6 P19 ED5 N15 ED4 P18 ED2 R19 ED0 R17 ED1 R18 ED0 R17 ED1 R18 ED0 R17 ED0 R17 ARE U14 O/Z Asynchronous memory read-enable Asynchronous memory with-enable AOE W14 O/Z Asynchronous memory ready input EMIF - SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM address 10 dealivate command) SDCAS/SSADS V19 O/Z SDRAM moth-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRAS/SSOE V18 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM address strobe <	NAME	NO.					
ED7 N19 ED5 P19 ED5 N15 ED4 P18 ED3 P17 ED2 R19 ED4 P18 ED3 P17 ED2 R19 ED1 R16 ED2 R19 ED1 R16 ED2 R19 ED1 R17 ED2 R19 ED1 R18 ED0 R17 ED2 R19 SQC Asynchronous memory read-enable AWE V14 O/Z Asynchronous memory usupi-enable Asynchronous memory stupi-enable SQCAS/SSOE V18 O/Z SDAM Column-address trobe/SBSRAM watres enable SBSRAM Socies SDRAS/SSOE U18 O/Z SDRAM write-enable/SBSRAM write-enable SDRAM Socies SDVE/SSWE T17 O/Z SDRAM write-enable/SBSRAM output-enable SDRAM Socies SDVE/SSWE T10				EMIF – DATA (CONTINUED)			
ED6 P19 ED5 N15 ED4 P18 ED3 P17 ED2 R19 ED1 R18 ED2 R19 ED1 R18 ED1 R18 ED2 R19 ED1 R18 ED2 R19 ED3 V14 OZ Asynchronous memory read-enable ACE V14 OZ ASPechronous memory unput-enable ASYnchronous memory unput-enable ARE V14 OZ ASYnchronous memory read/ input EMIF - SYNCHRONOUS DRAM/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 OZ SDRAM address t0 (separate for deactivate command) SDCAS/SSADS V19 OZ SDRAM address strobe/SBSRAM address strobe SDRAS/SSOE U18 OZ SDRAM address strobe/SBSRAM address strobe SDRAS/SSOE U18 OZ SDRAM address strobe/SBSRAM address strobe SDRAS/SSOE U18 OZ SDRAM address strobe/SBSRAM address strobe	ED8	M17					
EDS N15 ED4 P18 ED3 P17 ED2 R19 ED1 R18 ED0 R17 ED1 R18 ED0 R17 ARE U14 O/Z Asynchronous memory cead-enable ACE W14 O/Z Asynchronous memory unput-enable ARWE V14 O/Z Asynchronous memory read-input EMIF - SYNCHRONOUS DRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDRAM SSSSE SDA10 U19 O/Z SDRAM address trobe/SBSRAM address strobe SDRAS/SSSE U18 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSSE U19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSSE U18 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSSE U18 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSSE U19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSSE U18 O/Z SDRAM colum		N19					
ED4 P18 I/O/Z External data ED3 P17 External data External data ED2 R19 External data External data ED0 R17 External data External data ED0 R17 External data External data ED0 R17 External data External data ARE U14 O/Z Asynchronous memory read-enable AWE V14 O/Z Asynchronous memory ready input EMIF - STNCHRONOUS DRAM (SDRAM/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDRAS(SSSOE SDA1 U19 O/Z SDRAM address t0 (separate for deactivate command) SDCAS(SSADS U19 O/Z SDRAM row-address strobe/SBSRAM dutput-enable SDRAS(SSOE U19 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRAS(SSADS U19 O/Z SDRAM row-address strobe/SBSRAM dutput-enable SDRAS(SSADE U19 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRAS(SSADE U19 O/Z SDRAM row-address strobe/SBSRAM address strobe <td></td> <td>P19</td> <td></td> <td></td>		P19					
ED3 P17 Final data ED3 P17 ED2 R19 ED1 R18 ED0 R17 ED2 R19 ED1 R18 ED0 R17 FME U14 O/Z Asynchronous memory read-enable AOE W14 O/Z Asynchronous memory read-enable AWE V14 O/Z Asynchronous memory read-enable AWE V14 O/Z Asynchronous memory read-enable ARDY W15 1 Asynchronous memory ready input EMF - SYNCHRONOUS DRAM (SDRAM/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDRAM SSSSE SDA10 U19 O/Z SDRAM address trobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM output-enable SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM output-enable TOUTO ES O Timer 0 rogeneral-purpose/SBSRAM output-enable TOUTO ES O Timer 0 or general-purpose output	ED5	N15					
ED2 R19 ED1 R18 ED0 R17 ARE U14 O/Z Asynchronous memory read-enable AVE V14 O/Z Asynchronous memory utput-enable AVE V14 O/Z Asynchronous memory utput-enable ARVE V14 O/Z Asynchronous memory utput-enable ARDY W15 I Asynchronous memory read/uput SDA10 U19 O/Z SDRAM (SDRAM/)SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA5/SSADS V19 O/Z SDRAM output-enable SDCA5/SSADS V19 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRA5/SSDS V18 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRA5/SSADS V18 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRA5/SSADS V18 O/Z SDRAM row-address strobe/SBSRAM witte-enable BOWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM witte-enable TOUT0 E5 O Timer 0 or general-purpose output TINP0 <td></td> <td>P18</td> <td>I/O/Z</td> <td>External data</td>		P18	I/O/Z	External data			
ED1 R18 ED0 R17 ARE U14 O/Z Asynchronous memory read-enable AOE W14 O/Z Asynchronous memory wite-enable AWE V14 O/Z Asynchronous memory read-enable ARDY W15 I Asynchronous memory read-enable ARDY W15 I Asynchronous memory ready input SDA10 U19 O/Z SDRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM oldress 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM wite-enable/SBSRAM output-enable SDRAS/SSOE U18 O/Z SDRAM wite-enable/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM wite-enable/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM wite-enable/SBSRAM output-enable TOUTD E5 O Timer 0 or general-purpose input TOUTO E5 O Timer 1 or general-purpose output TINP0 C5 I Timer 1 or general-purpose output <td></td> <td>P17</td> <td></td> <td></td>		P17					
EDD R17 EMIF - ASYNCHRONOUS MEMORY CONTROL ARE U14 O/Z Asynchronous memory read-enable AOE W14 O/Z Asynchronous memory uput-enable AWE V14 O/Z Asynchronous memory uput-enable AWE V14 O/Z Asynchronous memory ready input EMIF - SYNCHRONUS DRAMI (SDRAM)/SVNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM address 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM dolumn-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM write-enable/SBSRAM write-enable SDCAS/SSADS V19 O/Z SDRAM write-enable/SBSRAM write-enable EMIF - BUS ARBITRATION FOLD P14 I Hold request from the host FOLDA V15 O Timer 0 or general-purpose output TINP0 C5 I Timer 0 or general-purpose output TINP1 B5 I Timer 1 or general-purpose output TIME 0 Timer 1 or general		R19	ļ				
EMIF - ASYNCHRONOUS MEMORY CONTROL ARE U14 O/Z Asynchronous memory read-enable AOE W14 O/Z Asynchronous memory output-enable AWE V14 O/Z Asynchronous memory output-enable ARPY W15 1 Asynchronous memory read-enable ARDY W15 1 Asynchronous memory read-enable ARDY W15 1 Asynchronous memory read-enable ARDY W15 1 Asynchronous memory read-enable EMIF - SYNCHRONOUS DRAM (SDRAM/SSYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDRAS/SSSSE SDA10 U19 O/Z SDRAM (sdress strobe/SBSRAM address strobe SDRAS/SSSE U18 O/Z SDRAM write-enable/SBSRAM address strobe SDRAS/SSSE U18 O/Z SDRAM write-enable/SBSRAM write-enable EMIF - SUS ARBITRATION EMIF - SUS ARBITRATION EMIF - SUS ARBITRATION HOLD P14 1 Hold request from the host Timer 0 or general-purpose output TINP0 C5 1 Timer 0 or general-purpose output Timer 1 or general-purpose output<	ED1	R18					
ARE U14 O/Z Asynchronous memory read-enable AOE W14 O/Z Asynchronous memory output-enable AWE V14 O/Z Asynchronous memory ready input ARDY W15 I Asynchronous memory ready input ARDY W15 I Asynchronous memory ready input SDA10 U19 O/Z SDRAM ddress 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM row-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM output-enable TOUTO E5 O Timer 0 or general-purpose output TINP0 C5 I <t< td=""><td>ED0</td><td>R17</td><td></td><td></td></t<>	ED0	R17					
AOE W14 O/Z Asynchronous memory output-enable AWE V14 O/Z Asynchronous memory write-enable ARDY W15 I Asynchronous memory ready input EMIF - SYNCHRONOUS DRAM (SDRAM/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM address 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDCAS/SSADS U19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDCAS/SSADS U19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM write-enable/SBSRAM write-enable EMIF - BUS ARBITRATION HOLD P14 I Hold request from the host HOLDA V15 O Timer 0 or general-purpose output TINP0 C5 I Timer 0 or general-purpose output TINP1 A5 O Timer 1 or general-purpose output TINP1 A5 I Timer 1 or general-purpose output DMAC3				EMIF – ASYNCHRONOUS MEMORY CONTROL			
AWE V14 O/Z Asynchronous memory write-enable ARDY W15 1 Asynchronous memory ready input EMIF - SYNCHRONOUS DURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDCAS/SSADS V19 O/Z SDRAM colum-address strobe/SBSRAM address strobe SDCAS/SSADS U18 O/Z SDRAM row-address strobe/SBSRAM output-enable SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM output-enable SDRAS/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM write-enable SDWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM output-enable TOUTO E5 O Timer 0 or general-purpose input Timer 1 <		-					
ARDY W15 I Asynchronous memory ready input EMIF - SYNCHRONUS DRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM address 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM address strobe SDWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable SDWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable SDWE/SSWE T17 O/Z SDRAM row-address strobe/SBSRAM write-enable SDWE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable SDWE/SSWE T17 O/Z SDRAM request from the host TIMER 0 TOUTO E5 O Timer 1 or general-purpose output Timer 1 <		W14	O/Z				
EMIF - SYNCHRONOUS DRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SDA10 U19 O/Z SDRAM address 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM withe-enable SDRAS/SSOE U18 O/Z SDRAM withe-enable/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM withe-enable/SBSRAM withe-enable WE/SSWE T17 O/Z SDRAM withe-enable/SBSRAM withe-enable WE/SSWE T17 O/Z SDRAM withe-enable/SBSRAM withe-enable WE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable WE/SSWE T17 O/Z Timer 0 or general-purpose output TINP0 C55 1 Time		V14	O/Z	Asynchronous memory write-enable			
SDA10 U19 O/Z SDRAM address 10 (separate for deactivate command) SDCAS/SSADS V19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable EMIF - BUS ARBITRATION HOLD P14 I Hold request from the host EMIF - BUS ARBITRATION TIMER 0 TIMER 0 TOUT0 E5 O Timer 0 or general-purpose output TIMER 0 TIMER 0 TIMER 1 TIME 0 TIMER 0 TIMER 1 TIMER 0 TIMER 1 TIMER 0 TIMER 1		-	I				
SDCAS/SSADS V19 O/Z SDRAM column-address strobe/SBSRAM address strobe SDRAS/SSOE U18 O/Z SDRAM row-address strobe/SBSRAM output-enable SDWE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable EMIF - BUS ARBITRATION HOLD P14 I Hold request from the host HOLDA V15 O Hold-request-acknowledge to the host TIMER 0 ToUT0 E5 O Timer 0 or general-purpose output Timer 1 TOUT0 E5 O Timer 0 or general-purpose output Timer 1 TOUT1 A5 O Timer 1 or general-purpose output Timer 1 TOUT1 A5 O Timer 1 or general-purpose output Timer 1 TOUT1 A5 O Timer 1 or general-purpose output Timer 1 TOUT1 A5 O Timer 1 or general-purpose input DMA ACTION COMPLETE STATUS DMAC2 B17 O Mac	I	EMIF – SYN	NCHRONO	DUS DRAM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL			
SDRAS/SSOEU18O/ZSDRAM row-address strobe/SBSRAM output-enableSDWE/SSWET17O/ZSDRAM write-enable/SBSRAM write-enableEMIF - BUS ARBITRATIONHIF - BUS ARBITRATIONHOLDP141Hold request from the hostHOLDAV15OHold-request-acknowledge to the hostTIMER 0TOUTOE5OTOUTOE5OTimer 0 or general-purpose outputTOUTOE5OTimer 1 or general-purpose outputTimer 1TOUT1A5OTimer 1 or general-purpose outputTINP1B5ITimer 1 or general-purpose inputDMA ACTION COMPLETE STATUSDMAC3A17DMAC2B17ODMAC1C16DDMAC2A12IExternal clock source (as opposed to internal)CLKS0A12IExternal clock source (as opposed to internal)CLKS0 <td></td> <td>U19</td> <td>O/Z</td> <td>SDRAM address 10 (separate for deactivate command)</td>		U19	O/Z	SDRAM address 10 (separate for deactivate command)			
SDWE/SSWE T17 O/Z SDRAM write-enable/SBSRAM write-enable EMIF - BUS ARBITRATION HOLD P14 1 Hold request from the host HOLDA V15 O Hold-request-acknowledge to the host TOUT0 E5 O Timer 0 or general-purpose output TINP0 C5 I Timer 0 or general-purpose input TOUT1 A5 O Timer 1 or general-purpose output TINP1 B5 I Timer 1 or general-purpose input DMAC3 A17 DMA ACTION COMPLETE STATUS DMAC2 B17 DMA action complete DMAC0 A12 I External clock source (as opposed to internal) CLKS0 A12 I CLKS0 A10 I Receive clock CLKX0 C9 DR0 A10 I Receive data D//Z DX0 B10 O/Z		V19	O/Z	SDRAM column-address strobe/SBSRAM address strobe			
EMIF – BUS ARBITRATION HOLD P14 I Hold request from the host HOLDA V15 O Hold-request-acknowledge to the host TIMER 0 TIMER 0 TIMER 0 TOUTO E5 O Timer 0 or general-purpose output Timer 0 or general-purpose output Timer 1 TOUT1 A5 O Timer 1 or general-purpose output TIMER 1 TOUT1 A5 O Timer 1 or general-purpose output TIMER 1 Timer 1 TOUT1 A5 O Timer 1 or general-purpose output TIMER 0 DMAC3 A17 DMA ACTION COMPLETE STATUS DMA ACTION COMPLETE STATUS DMA C2 B17 O OMA action complete DMAC1 Clexitor Complete OLITICHANNEL BUFFERED SERIAL PORT 0 (McBSPO) CLKS0 A1 <th colsp<="" td=""><td></td><td>U18</td><td>O/Z</td><td>SDRAM row-address strobe/SBSRAM output-enable</td></th>	<td></td> <td>U18</td> <td>O/Z</td> <td>SDRAM row-address strobe/SBSRAM output-enable</td>		U18	O/Z	SDRAM row-address strobe/SBSRAM output-enable		
HOLDP14IHold request from the hostHOLDAV15OHold-request-acknowledge to the hostTIMER 0TOUT0E5OTimer 0 or general-purpose outputTINP0C5ITimer 0 or general-purpose outputTOUT1A5OTimer 1 or general-purpose outputTOUT1A5OTimer 1 or general-purpose outputTINP1B5ITimer 1 or general-purpose outputDMAC3A17OMA ACTION COMPLETE STATUSDMAC2B17OMA action completeDMAC1C16OExternal clock source (as opposed to internal)CLKS0A12IExternal clock source (as opposed to internal)CLKN0C9I/O/ZTransmit clockDR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync	SDWE/SSWE	T17	O/Z	SDRAM write-enable/SBSRAM write-enable			
HOLDAV15OHold-request-acknowledge to the hostTIMER 0TOUT0E5OTimer 0 or general-purpose outputTINP0C5ITimer 0 or general-purpose inputTOUT1A5OTimer 1 or general-purpose outputTINP1B5ITimer 1 or general-purpose inputTINP1B5ITimer 1 or general-purpose outputTINP1B5ITimer 1 or general-purpose inputDMA ACTION COMPLETE STATUSDMAC3A17DMAC2B17DMAC1C16DMAC0A18ULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)CLKS0A12IExternal clock source (as opposed to internal)CLKN0C9I/O/ZReceive clockTransmit clockDR0A10IReceive dataDX0B10O/ZFSR0E10I/O/ZReceive frame sync				EMIF – BUS ARBITRATION			
TIMER 0 TOUT0 E5 O Timer 0 or general-purpose output TINP0 C5 I Timer 0 or general-purpose output Timer 1 TOUT1 A5 O Timer 1 or general-purpose output TINP1 B5 I Timer 1 or general-purpose input DMA ACTION COMPLETE STATUS DMAC3 A17 A17 DMAC2 B17 O MA action complete DMAC1 C16 OMA DMA action complete ULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0) CLKS0 A12 I External clock source (as opposed to internal) CLKN0 B9 I/O/Z Receive clock CLKX0 C9 I/O/Z Transmit clock DR0 A10 I Receive data DX0 B10 O/Z Transmit data FSR0 E10 I/O/Z Receive frame sync	HOLD	P14	I	Hold request from the host			
TOUT0E5OTimer 0 or general-purpose outputTINP0C5ITimer 0 or general-purpose inputTimer 1TOUT1A5OTimer 1 or general-purpose outputTINP1B5ITimer 1 or general-purpose inputDMA ACTION COMPLETE STATUSDMAAC3A17DMAC2B17ODMA action completeDMA action completeDIMA DIV/ZReceive clockCLKR0B9I/O/ZTransmit clockDR0A10IReceive dataDX0B10 <td c<="" td=""><td>HOLDA</td><td>V15</td><td>0</td><td>Hold-request-acknowledge to the host</td></td>	<td>HOLDA</td> <td>V15</td> <td>0</td> <td>Hold-request-acknowledge to the host</td>	HOLDA	V15	0	Hold-request-acknowledge to the host		
TINP0 C5 I Timer 0 or general-purpose input Timer 1 A5 O Timer 1 or general-purpose output TINP1 B5 I Timer 1 or general-purpose input DMA ACTION COMPLETE STATUS DMAC3 A17 A17 DMAC2 B17 O DMA action complete DMAC1 C16 DMA action complete DMA action complete DMAC0 A18 DMA action complete DMA action complete CLKS0 A12 I External clock source (as opposed to internal) CLKX0 C9 I/O/Z Receive clock CLKX0 C9 I/O/Z Transmit clock DR0 A10 I Receive data DX0 B10 O/Z Transmit data FSR0 E10 I/O/Z Receive frame sync				TIMER 0			
Timer 1 TOUT1 A5 O Timer 1 or general-purpose output TINP1 B5 I Timer 1 or general-purpose input DMA CTION COMPLETE STATUS DMAC3 A17 DMAC2 B17 O MARA action complete DMA CI C166 DMA to be presented be present	TOUT0	E5	0	Timer 0 or general-purpose output			
TOUT1A5OTimer 1 or general-purpose outputTINP1B5ITimer 1 or general-purpose inputDMA C1 or general-purpose inputDMAC3A17DMAC2B17ODMAC1C16DMA action completeDMAC0A18DMA action completeCULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)CLKS0A12IExternal clock source (as opposed to internal)CLKX0C9I/O/ZReceive clockCLKX0C9I/O/ZReceive dataDX0B10O/ZFSR0E10I/O/ZReceive frame sync	TINP0	C5	I	Timer 0 or general-purpose input			
TINP1B5ITimer 1 or general-purpose inputDMA ACTION COMPLETE STATUSDMAC3A17DMAC2B17DMAC1C16DMAC0A18DMA action completeDMA External clock source (as opposed to internal)CLKS0A12IExternal clock source (as opposed to internal)CLKX0C9I/O/ZReceive clockCLKX0C9I/O/ZTransmit clockDDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync				Timer 1			
DMA ACTION COMPLETE STATUS DMAC3 A17 DMA ACTION COMPLETE STATUS DMAC2 B17 O DMAC1 C16 O DMAC0 A18 DMA action complete DMA ACTION COMPLETE STATUS DMAC1 C16 O DMAC0 A18 DMA action complete DMLTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0) CLKS0 A12 I External clock source (as opposed to internal) CLKR0 B9 I/O/Z Receive clock CLKX0 C9 I/O/Z Transmit clock DR0 A10 I Receive data DX0 B10 O/Z Transmit data FSR0 E10 I/O/Z Receive frame sync Receive frame sync Receive frame sync	TOUT1	A5	0	Timer 1 or general-purpose output			
DMAC3A17DMAC2B17DMAC1C16DMAC0A18DMA action completeDMA action completeDILITICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)CLKS0A12IExternal clock source (as opposed to internal)CLKX0C9I/O/ZTransmit clockDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync	TINP1	B5	I	Timer 1 or general-purpose input			
DMAC2B17ODMA action completeDMAC1C16DMA action completeDMAC0A18DULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)CLKS0A12IExternal clock source (as opposed to internal)CLKR0B9I/O/ZReceive clockCLKX0C9I/O/ZTransmit clockDR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync				DMA ACTION COMPLETE STATUS			
DMAC1C16DDMA action completeDMAC0A18DDULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)CLKS0A12IExternal clock source (as opposed to internal)CLKR0B9I/O/ZReceive clockCLKX0C9I/O/ZTransmit clockDR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync	DMAC3	A17					
DMAC1C16DMAC0A18DMAC0A18WULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)CLKS0A12IExternal clock source (as opposed to internal)CLKR0B9I/O/ZReceive clockCLKX0C9I/O/ZTransmit clockDR0A10A10IReceive dataDX0B10O/ZFSR0E10I/O/ZReceive frame sync	DMAC2	B17		DMA action complete			
WULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0) CLKS0 A12 I External clock source (as opposed to internal) CLKR0 B9 I/O/Z Receive clock CLKX0 C9 I/O/Z Transmit clock DR0 A10 I Receive data DX0 B10 O/Z Transmit data FSR0 E10 I/O/Z Receive frame sync	DMAC1	C16	0	DMA action complete			
CLKS0A12IExternal clock source (as opposed to internal)CLKR0B9I/O/ZReceive clockCLKX0C9I/O/ZTransmit clockDR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync	DMAC0	A18					
CLKR0B9I/O/ZReceive clockCLKX0C9I/O/ZTransmit clockDR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync		MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)					
CLKX0C9I/O/ZTransmit clockDR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync	CLKS0	A12	I	External clock source (as opposed to internal)			
DR0A10IReceive dataDX0B10O/ZTransmit dataFSR0E10I/O/ZReceive frame sync	CLKR0	B9	I/O/Z	Receive clock			
DX0 B10 O/Z Transmit data FSR0 E10 I/O/Z Receive frame sync	CLKX0	C9	I/O/Z	Transmit clock			
FSR0 E10 I/O/Z Receive frame sync	DR0	A10	I	Receive data			
	DX0	B10	O/Z	Transmit data			
FSX0 A9 I/O/Z Transmit frame svnc	FSR0	E10	I/O/Z	Receive frame sync			
	FSX0	A9	I/O/Z	Transmit frame sync			

[†]I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

	Signal Descriptions (Continued)				
SIGNA NAME	AL NO.	TYPE [†]	DESCRIPTION		
			MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)		
CLKS1	C6	I	External clock source (as opposed to internal)		
CLKR1	B6	I/O/Z	Receive clock		
CLKX1	E6	I/O/Z	Transmit clock		
DR1	A7	I	Receive data		
DX1	B7	O/Z	Transmit data		
FSR1	C7	I/O/Z	Receive frame sync		
FSX1	A6	I/O/Z	Transmit frame sync		
			RESERVED FOR TEST		
RSV0	C8	I	Reserved for testing, pullup with a dedicated 20-k Ω resistor		
RSV1	A4	I	Reserved for testing, pullup with a dedicated 20-k Ω resistor		
RSV2	K3	I	Reserved for testing, pullup with a dedicated 20-k Ω resistor		
RSV3	L5	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV4	T18	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV5	A3	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV6	B3	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV7	B4	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV8	C4	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV9	K2	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV10	J17	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
RSV11	N18	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)		
			SUPPLY VOLTAGE PINS		
	B8				
	E7				
	E8				
	E9	1			
	E11				
	E13				
	H14	1			
	K14	1			
DVDD	L15	s	3.3-V I/O supply voltage		
	M14	1			
	P15	1			
	R8				
	R9]			
	R10				
	R13]			
	R14	1			
	U15				

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

	Signal Descriptions (Continued)							
SIGNA		TYPET	DESCRIPTION					
NAME	NO.							
	SUPPLY VOLTAGE PINS (CONTINUED)							
	B12							
	E14							
	F9							
	F10							
	G5							
	H15							
	J2							
CVDD	J5	S	1.5-V core supply voltage					
	J15							
	M5							
	M15							
	N17 P6							
	P6 P9							
	P9 P12							
	U13							
	013		PCI SUPPLY VOLTAGE PINS					
	G1							
VIOP	P3	S	3.3/5-V PCI clamp pins					
VIOP	U3	5						
	F6							
	J6							
	L6							
V _{DDP}	R3	S	3.3-V PCI power supply pins					
	R6							
	R7							
			GROUND PINS					
	A11							
	A13							
	B11							
	B13							
	C10							
	C12	01/5	On we derive					
V _{SS}	C13	GND	Ground pins					
	E12							
	G7							
	G8							
	G9							
	G10							

t = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

			Signal Descriptions (Continued)
SIGI		TYPE [†]	DESCRIPTION
NAME	NO.		
	G11		GROUND PINS (CONTINUED)
	G12		
	G13		
	H7		
	H8		
	H9		
	H10		
	H11		
	H12		
	H13		
	J7		
	J8		
	J9 J10		
	J10 J11		
	J12		
	J13		
	K1		
	K7		
VSS	K8	GND	Ground pins
	K9		
	K10		
	K11		
	K12		
	K13 L7		
	L7 L8		
	L9		
	L10		
	L11		
	L12		
	L13		
	M7		
	M8		
	M9		
	M10		
	M11		
	M12 M13		
t		Pala Lasara	

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

			Signa	al Descriptions (Continued)
SIGN	AL	TYPET		DESCRIPTION
NAME	NO.	TTPET		DESCRIPTION
			(GROUND PINS (CONTINUED)
	N7			
	N8			
	N9			
.,	N10			
VSS	N11	GND	Ground pins	
	N12]		
	N13]		
	V12			

[†]I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



development support

TI offers an extensive line of development tools for the TMS320C6000[™] DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio[™] Integrated Development Environment (IDE) including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS[™]) Emulator (supports C6000[™] DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320* DSP Development Support Reference Guide (SPRU011) contains information about development-support products for all TMS320[™] DSP family member devices, including documentation. See this document for further information on TMS320[™] DSP documentation or any TMS320[™] DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320[™] DSP-related products from other companies in the industry. To receive TMS320[™] DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000[™] DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and select "Find Development Tools". For device-specific tools, under "Semiconductor Products" select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, XDS, and TMS320 are trademarks of Texas Instruments.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (i.e., **TMS**320C6205GHK200). Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- TMS Fully qualified production device

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.


TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GHK), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -200 is 200 MHz).

The ZHK package, like the GHK package, is a 288-ball plastic BGA *only* with Pb-free balls.For device part numbers and further ordering information for TMS320C6205 in the GHK and ZHK package types, see the TI website (http://www.ti.com) or contact your TI sales representative.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

device and development-support tool nomenclature (continued) [‡]



[†]BGA = Ball Grid Array

[‡] For actual device part numbers (P/Ns) and ordering information, see the Mechanical Data section of this document or the TI website (www.ti.com).

§ The ZHK mechanical package designator represents the version of the GHK with Pb-Free soldered balls.

Figure 4. TMS320C6000[™] DSP Platform Device Nomenclature (Including the TMS320C6205 Device)



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

documentation support

Extensive documentation supports all TMS320[™] DSP family devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000[™] DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000[™] DSP core (CPU) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190) briefly describes the functionality of the peripherals available on the C6000[™] DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x[™]/C67x[™] devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio[™] Integrated Development Environment (IDE). For a complete listing of the latest C6000[™] DSP documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the new *How to Begin Development with the TMS320C6205 DSP* application report (literature number SPRA596) which describes the functionalities unique to the C6205 device, especially the peripheral component interconnect (PCI) module interface.

C62x and C67x are trademarks of Texas Instruments.




clock PLL

Most of the internal C6205 clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.


To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5, Table 3, and Table 4 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C6205 device and the external clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.



- NOTES: A. Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000[™] DSP device as possible. Best performance is achieved with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown.
 - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
 - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.
 - D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.
 - E. At power up, the PLL requires a falling edge of RESET to initialize the PLL engine. It may be necessary to toggle reset in order to establish proper PLL operation.

Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode



- NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF to PLLG.
 - B. The 3.3-V supply for PLLV must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.

Figure 6. External PLL Circuitry for x1 (Bypass) PLL Mode Only



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

clock PLL (continued)

CLKMODE0 [†]	ED[31] [‡]	ED[27] [‡]	ED[23] [‡]	PLL MULTIPLY FACTORS	CPU CLOCK FREQ f(CPU clock)
0	Х	Х	Х	x1 (Bypass)	1 × f(CLKIN)
1	0	0	0	x1 (Bypass)	$1 \times f(CLKIN)$
1	0	0	1	x4	$4 \times f(CLKIN)$
1	0	1	0	x8	^{8 × f} (CLKIN)
1	0	1	1	x10	10 × f(CLKIN)
1	1	0	0	x6	$6 \times f(CLKIN)$
1	1	0	1	x9	$9 \times f(CLKIN)$
1	1	1	0	x7	$7 \times f(CLKIN)$
1	1	1	1	x11	11 × f(CLKIN)

Table 3. C6205 PLL Multiply Modes and x1 (Bypass) Options

[†]CLKMODE0 equal to 0 denotes on-chip PLL bypassed

CLKMODE0 equal to 1 denotes on-chip PLL used, except when configuration bits (ED[31], ED[27], and ED[23]) are 0 at device reset.

[‡] ED[31], ED[27], and ED[23] are the on-chip PLL configuration bits that are latched during device reset, along with the other boot configuration bits ED[31:0].

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 [±1%] (Ω)	C1 [±10%] (nF)	C2 [±10%] (pF)	TYPICAL LOCK TIME (μs)
x4	32.5–50						
x6	21.7–33.3						
x7	18.6–28.6						
x8	16.3–25	130–200	65–100	60.4	27	560	75
x9	14.4–22.2						
x10	13–20						
x11	11.8–18.2						

Table 4. C6205 PLL Component Selection Table§

§ Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

power-down mode logic





Figure 7 shows the power-down mode logic on the C6205.





SPRS106G - OCTOBER 1999 - REVISED JULY 2006

triggering, wake-up, and effects

The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15–10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 8 and described in Table 5. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

31							16
15	14	13	12	11	10	9	8
Reserved	Enable or Non-Enabled Interrupt Wake	Enabled Interrupt Wake	PD3	PD2	PD1		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7							0

Legend: R/W-x = Read/write reset value

NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

Figure 8. PWRD Field of the CSR Register

Power-down mode PD1 takes effect eight to nine clock cycles after the instruction that sets the PWRD bits in the CSR.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. The GIE bit in CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 5 summarizes all the power-down modes.



PRWD FIELD (BITS 15–10)	POWER-DOWN MODE	WAKE-UP METHOD	EFFECT ON CHIP'S OPERATION
000000	No power-down	-	-
001001	PD1	Wake by an enabled interrupt	CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the
010001	PD1	Wake by an enabled or non-enabled interrupt	boundary of the CPU, preventing most of the CPU's logic from switching. During PD1, DMA transactions can proceed between peripherals and internal memory.
011010	PD2†	Wake by a device reset	Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. Al functional I/O "freeze" in the last state when the PLL clock is turned off.
011100	PD3†	Wake by a device reset	Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re-lock, just as it does following power-up. Wake-up from PD3 takes longer than wake-up from PD2 because the PLL needs to be re-locked.
All others	Reserved	_	_

Table 5. Characteristics of the Power-Down Modes

[†] When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000[™] DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as that available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000[™] platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

Supply voltage ranges:	DV _{DD} (see Note 1)	- 0.3 V to 2.3 V - 0.3 V to 4 V
		\ldots –0.5 V to 5.5 V
	(PCI), V _{DDP} (see Note 1)	
Input voltage ranges:	(except PCI), V _I	
	(PCI), V _{IP}	–0.5 V to V _{IOP} + 0.5 V
Output voltage ranges:	(except PCI), V _O	
	(PCI), V _{OP}	
Operating case temperation	ature range, T _C	
Storage temperature ra	nge, T _{stg}	–65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
CVDD	Supply voltage, Core	1.43	1.5	1.57	V
DVDD	Supply voltage, I/O	3.14	3.3	3.46	V
VSS	Supply ground	0	0	0	V
V_{IH}	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-8	mA
IOL	Low-level output current			8	mA
ТС	Operating case temperature	0		90	°C

recommended operating conditions (PCI only)

			OPERATION	MIN	NOM	MAX	UNIT
VDDP	3.3-V PCI power supply voltage [‡]		3.3 V	3	3.3	3.6	V
V					3.3	3.6	V
VIOP	3.3/5-V PCI Clamp voltage (PCI)		5 V	4.75	5	5.25	V
N/		3.3 V	-0.5		V _{IOP} + 0.5	V	
VIP	Input voltage (PCI)		5 V	-0.5		VIOP + 0.5	
			3.3 V	0.5VIOP		V _{IOP} + 0.5	
VIHP	High-level input voltage (PCI)	CMOS-compatible	5 V	2		V _{IOP} + 0.5	V
		CMOS-compatible	3.3 V	-0.5		0.3VIOP	
VILP	Low-level input voltage (PCI)	5 V	-0.5		0.8	V	

[‡] The 3.3-V PCI power supply voltage should follow similar sequencing as the I/O buffers supply voltage, see the power-supply sequencing section of this data sheet.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage (except PCI)	$DV_{DD} = MIN,$	IOH = MAX	2.4			V
V _{OL}	Low-level output voltage (except PCI)	$DV_{DD} = MIN,$	I _{OL} = MAX			0.6	V
lj –	Input current [†]	$V_I = V_{SS}$ to DV_{DD}				±10	μA
IOZ	Off-state output current	$V_{O} = DV_{DD} \text{ or } 0 V$	$V_{O} = DV_{DD} \text{ or } 0 V$			±10	μA
I _{DD2V}	Supply current, CPU + CPU memory access‡	CV _{DD} = NOM,	CPU clock = 200 MHz		290		mA
IDD2V	Supply current, peripherals‡	CV _{DD} = NOM,	CPU clock = 200 MHz		240		mA
IDD3V	Supply current, I/O pins‡	$DV_{DD} = NOM,$	CPU clock = 200 MHz		100		mA
Ci	Input capacitance					10	pF
Co	Output capacitance					10	pF

[†] TMS and TDI are not included due to internal pullups. TRST is not included due to internal pulldown.

[‡] Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, see the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted) (PCI only)

	PARAMETER		TEST CONDITIO OPERATI		MIN	MAX	UNIT
			I _{OHP} = -0.5 mA	3.3 V	0.9VIOP§		
VOHP	High-level output voltage (PCI)	All PCI pins	$I_{OHP} = -2 \text{ mA}$	5 V	2.4		V
V		All PCI pins	$I_{OLP} = 1.5 \text{ mA}$	3.3 V		0.1VIOP§	V
VOLP	Low-level output voltage (PCI)		I _{OLP} = 6 mA	5 V		0.55	V
	Low lovel input lookage summert (DOI)		$0 < V_{IP} < V_{IOP}$	3.3 V		±10	
IILP	Low-level input leakage current (PCI)	All PCI pins§	V _{IP} = 0.5 V	5 V		-70	μA
IIHP	High-level input leakage current (PCI)	All PCI pins§	V _{IP} = 2.7 V	5 V		70	μA

§ Input leakage currents include Hi-Z output leakage for all bidirectional buffers with 3-state outputs.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006




Figure 9. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 10. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, V_{OL} MAX and V_{OH} MIN for output clocks, V_{ILP} MAX and V_{IHP} MIN for PCI input clocks, and V_{OLP} MAX and V_{OHP} MIN for PCI output clocks.




Figure 11. Rise and Fall Transition Time Voltage Reference Levels



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN^{†‡§} (see Figure 12)

NO.				PLL mode x4, x6, x7, x8, x9, x10, x11		PLL mode x1	
			MIN	MAX	MIN	MAX	
1	tc(CLKIN)	Cycle time, CLKIN	5 * M		5		ns
2	tw(CLKINH)	Pulse duration, CLKIN high	0.4C		0.45C		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	0.4C		0.45C		ns
4	^t t(CLKIN)	Transition time, CLKIN		5		0.6	ns

 † The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[‡]M = the PLL multiplier factor (x4, x6, x7, x8, x9, x10, or x11). For more details, see the clock PLL section of this data sheet.

C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.




Figure 12. CLKIN Timings

timing requirements for PCLKIN[¶] (see Figure 13)

NO.			-200		
			MIN	MAX	UNIT
1	t _{c(PCLK)} Cycle time, PCLK		30		ns
2	t _{w(PCLKH)} Pulse duration, PCLK high		11		ns
3	t _{w(PCLKL)} Pulse duration, PCLK low		11		ns
4	t _{sr(PCLK)} Δv/Δt slew rate, PCLK		1	4	V/ns

If When the 5-V PCI clamp is used, the reference points for the rise and fall transitions are measured V_{ILP} MAX and V_{IHP} MIN for 5 V operation. When the 3.3-V PCI clamp is used, the reference points for the rise and fall transitions are measured at V_{ILP} MAX and V_{IHP} MIN for 3.3 V operation.




Figure 13. PCLK Timings



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT2^{†‡} (see Figure 14)

NO.				-200		
	PARAMETER		MIN	MAX	UNIT	
2	^t w(CKO2H)	Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	ns	
3	^t w(CKO2L)	Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	ns	
4	^t t(CKO2)	Transition time, CLKOUT2		0.6	ns	

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN. [‡] P = 1/CPU clock frequency in nanoseconds (ns).




Figure 14. CLKOUT2 Timings



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles^{†‡§¶} (see Figure 15 – Figure 18)

			-200	
NO.			MIN MAX	UNIT
3	tsu(EDV-AREH)	Setup time, EDx valid before ARE high	1.5	ns
4	^t h(AREH-EDV)	Hold time, EDx valid after ARE high	3.5	ns
6	tsu(ARDYH-AREL)	Setup time, ARDY high before ARE low	–[(RST – 3) * P – 6]	ns
7	^t h(AREL-ARDYH)	Hold time, ARDY high after ARE low	(RST – 3) * P + 3	ns
9	^t su(ARDYL-AREL)	Setup time, ARDY low before ARE low	–[(RST – 3) * P – 6]	ns
10	^t h(AREL-ARDYL)	Hold time, ARDY low after ARE low	(RST – 3) * P + 3	ns
11	^t w(ARDYH)	Pulse width, ARDY high	2P	ns
15	^t su(ARDYH-AWEL)	Setup time, ARDY high before AWE low	–[(WST – 3) * P – 6]	ns
16	^t h(AWEL-ARDYH)	Hold time, ARDY high after AWE low	(WST – 3) * P + 3	ns
18	^t su(ARDYL-AWEL)	Setup time, ARDY low before AWE low	–[(WST – 3) * P – 6]	ns
19	^t h(AWEL-ARDYL)	Hold time, ARDY low after AWE low	(WST – 3) * P + 3	ns

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

*RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

 \P The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.

switching characteristics over recommended operating conditions for asynchronous memory cycles^{द#} (see Figure 15 – Figure 18)

	PARAMETER		-200			
NO.			MIN	TYP	MAX	UNIT
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS * P – 2			ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * P – 2			ns
5	^t w(AREL)	Pulse width, ARE low		RST * P		ns
8	^t d(ARDYH-AREH)	Delay time, ARDY high to ARE high	3P		4P + 5	ns
12	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS * P – 2			ns
13	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH * P – 2			ns
14	^t w(AWEL)	Pulse width, AWE low		WST * P		ns
17	^t d(ARDYH-AWEH)	Delay time, ARDY high to AWE high	3P		4P + 5	ns

‡RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.


P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

 \P The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.

[#] Select signals include: CEx, BE[3:0], EA[21:2], AOE; and for writes, include ED[31:0], with the exception that CEx can stay active for an additional 7P ns following the end of the cycle.




SPRS106G - OCTOBER 1999 - REVISED JULY 2006



ASYNCHRONOUS MEMORY TIMING (CONTINUED)

[†]CPU clock is an internal signal.







Figure 16. Asynchronous Memory Read Timing (ARDY Used)




SPRS106G - OCTOBER 1999 - REVISED JULY 2006



ASYNCHRONOUS MEMORY TIMING (CONTINUED)

[†]CPU clock is an internal signal.





[†]CPU clock is an internal signal.

Figure 18. Asynchronous Memory Write Timing (ARDY Used)



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles (see Figure 19)

NIC		-2	-200	
NO.		MIN	MAX	UNIT
7	t _{su} (EDV-CKO2H) Setup time	e, read EDx valid before CLKOUT2 high 2.5		ns
8	th(CKO2H-EDV) Hold time,	read EDx valid after CLKOUT2 high 1.5		ns

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles^{†‡} (see Figure 19 and Figure 20)


	PARAMETER		-200)	
NO.		MIN	MAX	UNIT	
1	tosu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 0.8		ns
2	^t oh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 4		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P – 0.8		ns
4	^t oh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 4		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 0.8		ns
6	toh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 4		ns
9	tosu(ADSV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 0.8		ns
10	toh(CKO2H-ADSV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 4		ns
11	tosu(OEV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 0.8		ns
12	^t oh(CKO2H-OEV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 4		ns
13	t _{osu} (EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 1		ns
14	^t oh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 4		ns
15	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 0.8		ns
16	^t oh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 4		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns. [‡] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

§ For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.




SPRS106G - OCTOBER 1999 - REVISED JULY 2006



SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 19. SBSRAM Read Timing



† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 20. SBSRAM Write Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles (see Figure 21)

		-200		
NO.		MIN	N MAX	UNIT
7	tsu(EDV-CKO2H) Setup time, read EDx valid before CLKOUT2 high	1.25		ns
8	th(CKO2H-EDV) Hold time, read EDx valid after CLKOUT2 high	3		ns


switching characteristics over recommended operating conditions for synchronous DRAM cycles^{†‡} (see Figure 21–Figure 26)

	PARAMETER		-200)	
NO.			MIN	MAX	UNIT
1	tosu(CEV-CKO2H)	Output setup time, CEx valid before CLKOUT2 high	P – 1		ns
2	^t oh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P – 3.5		ns
3	tosu(BEV-CKO2H)	Output setup time, BEx valid before CLKOUT2 high	P – 1		ns
4	toh(CKO2H-BEIV)	Output hold time, BEx invalid after CLKOUT2 high	P – 3.5		ns
5	tosu(EAV-CKO2H)	Output setup time, EAx valid before CLKOUT2 high	P – 1		ns
6	^t oh(CKO2H-EAIV)	Output hold time, EAx invalid after CLKOUT2 high	P – 3.5		ns
9	tosu(CASV-CKO2H)	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P – 1		ns
10	toh(CKO2H-CASV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P – 3.5		ns
11	tosu(EDV-CKO2H)	Output setup time, EDx valid before CLKOUT2 high§	P – 3		ns
12	^t oh(CKO2H-EDIV)	Output hold time, EDx invalid after CLKOUT2 high	P – 3.5		ns
13	tosu(WEV-CKO2H)	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P – 1		ns
14	^t oh(CKO2H-WEV)	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P – 3.5		ns
15	tosu(SDA10V-CKO2H)	Output setup time, SDA10 valid before CLKOUT2 high	P – 1		ns
16	toh(CKO2H-SDA10IV)	Output hold time, SDA10 invalid after CLKOUT2 high	P – 3.5		ns
17	tosu(RASV-CKO2H)	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P – 1		ns
18	toh(CKO2H-RASV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P – 3.5		ns

[†] <u>P = 1/CPU clock</u> frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns. [‡] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses. § For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.




SPRS106G - OCTOBER 1999 - REVISED JULY 2006



SYNCHRONOUS DRAM TIMING (CONTINUED)

[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses. Figure 21. Three SDRAM READ Commands




† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 22. Three SDRAM WRT Commands




SPRS106G - OCTOBER 1999 - REVISED JULY 2006



SYNCHRONOUS DRAM TIMING (CONTINUED)

[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 23. SDRAM ACTV Command




[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 24. SDRAM DCAB Command




SPRS106G - OCTOBER 1999 - REVISED JULY 2006



SYNCHRONOUS DRAM TIMING (CONTINUED)

† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 25. SDRAM REFR Command



† SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 26. SDRAM MRS Command



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles[†] (see Figure 27)


NO.		-200		
NO.		MIN MAX	MAX	UNIT
3	toh(HOLDAL-HOLDL) Output hold time, HOLD low after HOLDA low	Р		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles^{†‡} (see Figure 27)

			-20		
NO.	PARAMETER				UNIT
1	^t d(HOLDL-EMHZ)	Delay time, HOLD low to EMIF Bus high impedance	4P	§	ns
2	^t d(EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2P	ns
4	^t d(HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	3P	7P	ns
5	^t d(EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	0	2P	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns. [‡] EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10. § All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst case for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



[†] EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

Figure 27. HOLD/HOLDA Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

RESET TIMING

timing requirements for reset (see Figure 28)

			-200		
NO.					UNIT
		Width of the RESET pulse (PLL stable) [†]	10P [‡]		ns
1	^t w(RST)	Width of the \overline{RESET} pulse (PLL needs to sync up)§	250		μs
10	t _{su(ED)}	Setup time, ED boot configuration bits valid before \overline{RESET} high \P	5P ^{‡#}		ns
11	^t h(ED)	Hold time, ED boot configuration bits valid after \overline{RESET} high \P	5P‡		ns

[†] This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL are stable.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

§ This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only. The RESET signal is not connected internally to the Clock PLL circuit. The PLL requires a minimum of 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the *clock PLL* section for power up (specifically Figure 5, Note E) and for PLL lock times (Table 4).

¶ ED[31:0] are the boot configuration pins during device reset.

A 250 µs setup time before the rising edge of RESET is required when using CLKMODE x4, x6, x7, x8, x9, x10, or x11.

switching characteristics over recommended operating conditions during reset^{‡||} (see Figure 28)

	PARAMETER		-200		
NO.			MIN	MAX	UNIT
2	td(RSTL-CKO2IV)	Delay time, RESET low to CLKOUT2 invalid	Р		ns
3	td(RSTH-CKO2V)	Delay time, RESET high to CLKOUT2 valid		4P	ns
4	^t d(RSTL-HIGHIV)	Delay time, RESET low to high group invalid	Р		ns
5	^t d(RSTH-HIGHV)	Delay time, RESET high to high group valid		4P	ns
6	^t d(RSTL-LOWIV)	Delay time, RESET low to low group invalid	Р		ns
7	^t d(RSTH-LOWV)	Delay time, RESET high to low group valid		4P	ns
8	^t d(RSTL-ZHZ)	Delay time, RESET low to Z group high impedance	Р		ns
9	^t d(RSTH-ZV)	Delay time, RESET high to Z group valid		4P	ns


P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

High group consists of: HOLDA

Low group consists of: Z group consists of: ACK, INUM[3:0], DMAC[3:0], PD, TOUTO, and TOUT1, XSP_CLK, XSP_DO, and XSP_CS EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, AD[31:0], PCBE[3:0], PINTA, PREQ, PSERR, PPERR, PDEVSEL, PFRAME, PIRDY, PPAR, PSTOP, PTRDY, and PME



SPRS106G - OCTOBER 1999 - REVISED JULY 2006



RESET TIMING (CONTINUED)

Figure 28. Reset Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

EXTERNAL INTERRUPT TIMING

timing requirements for interrupt response cycles[†] (see Figure 29)

		-200		
NO.		MIN	MAX	UNIT
2	tw(ILOW) Width of the interrupt pulse low	2P		ns
3	tw(IHIGH) Width of the interrupt pulse high	2P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions during interrupt response cycles[†] (see Figure 29)

NO.	DADAMETED				
		PARAMETER	MIN	MAX	UNIT
1	^t R(EINTH – IACKH)	Response time, EXT_INTx high to IACK high	9P		ns
4	td(CKO2L-IACKV)	Delay time, CLKOUT2 low to IACK valid	0	10	ns
5	^t d(CKO2L-INUMV)	Delay time, CLKOUT2 low to INUMx valid	0	10	ns
6	^t d(CKO2L-INUMIV)	Delay time, CLKOUT2 low to INUMx invalid	0	10	ns

 † P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 29. Interrupt Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

PCI I/O TIMINGS

timing requirements for PCI inputs (see Figure 30)

	NO.		-20	LINUT	
NO.			MIN	MAX	UNIT
5	tsu(IV-PCLKH)	Setup time, input valid before PCLK high	7		ns
6	^t h(IV-PCLKH)	Hold time, input valid after PCLK high	0		ns

switching characteristics over recommended operating conditions for PCI outputs (see Figure 30)

		PARAMETER			
NO.		PARAMETER	MIN	MAX	UNIT
1	td(PCLKH-OV)	Delay time, PCLK high to output valid		11	ns
2	td(PCLKH-OIV)	Delay time, PCLK high to output invalid	2		ns
3	td(PCLKH-OLZ)	Delay time, PCLK high to output low impedance	2		ns
4	td(PCLKH-OHZ)	Delay time, PCLK high to output high impedance		28	ns




Figure 30. PCI Intput/Output Timings



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

PCI RESET TIMING

timing requirements for PCI reset (see Figure 31)

NO	NO.		-20		
NO.			MIN	MAX	UNIT
1	^t w(PRST)	Pulse duration, PRST	1		ms
2	^t su(PCLKA-PRSTH)	Setup time, PCLK active before PRST high	100		μs




Figure 31. PCI Reset (PRST) Timings



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

PCI SERIAL EEPROM INTERFACE TIMING

timing requirements for serial EEPROM interface (see Figure 32)

			-20		
NO.			MIN	MAX	UNIT
8	t _{su(DIV-CLKH)} S	etup time, XSP_DI valid before XSP_CLK high	50		ns
9	^t h(CLKH-DIV) H	lold time, XSP_DI valid after XSP_CLK high	0		ns

switching characteristics over recommended operating conditions for serial EEPROM interface[†] (see Figure 32)

				-200		UNIT
NO.		PARAMETER	MIN	MIN NOM MAX		
1	^t w(CSL)	Pulse duration, XSP_CS low		2046P		ns
2	td(CLKL-CSL)	Delay time, XSP_CLK low to XSP_CS low		0		ns
3	^t d(CSH-CLKH)	Delay time, XSP_CS high to XSP_CLK high		1023P		ns
4	^t w(CLKH)	Pulse duration, XSP_CLK high		1023P		ns
5	^t w(CLKL)	Pulse duration, XSP_CLK low		1023P		ns
6	tosu(DOV-CLKH)	Output setup time, XSP_DO valid after XSP_CLK high		1023P		ns
7	^t oh(CLKH-DOV)	Output hold time, XSP_DO valid after XSP_CLK high		1023P		ns

 $^{\dagger}P = 1/CPU$ clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 32. PCI Serial EEPROM Interface Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP^{†‡} (see Figure 33)

				-20	00	UNIT
NO.				MIN	MIN MAX	
2	^t c(CKRX)	Cycle time, CLKR/X	CLKR/X ext	2P§		ns
3	^t w(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P−1¶		ns
-			CLKR int	9		
5	5 ^t su(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	2		ns
_			CLKR int	6		ns
6	^t h(CKRL-FRH)	-FRH) Hold time, external FSR high after CLKR low	CLKR ext	3		ns
_			CLKR int	8		
7	^t su(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	0.5		ns
			CLKR int	4		
8	^t h(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	3		ns
10			CLKX int	9		
10	^t su(FXH-CKXL)	u(FXH-CKXL) Setup time, external FSX high before CLKX low	CLKX ext	2		ns
			CLKX int	6		
11	^t h(CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX ext	3		ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. [‡] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

§ The maximum bit rate for the C6205 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

¶ The minimum CLKR/X pulse duration is either (P−1) or 4 ns, whichever is larger. For example, when running parts at 200 MHz (P = 5 ns), use 4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz (P = 10 ns), use (P−1) = 9 ns as the minimum CLKR/X pulse duration.



MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP^{†‡} (see Figure 33)

				-2	00	
NO.		PARAMETER		MIN	MAX	UNIT
1	^t d(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		3	12	ns
2	^t c(CKRX)	Cycle time, CLKR/X	CLKR/X int	2P-2§¶		ns
3	^t w(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 2 [#]	C + 2 [#]	ns
4	^t d(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-3	3	ns
		Delevative OLIV/ bisk to interest FOV with	CLKX int	-3	3	
9	^t d(CKXH-FXV)	Delay time, CLKX high to internal FSX valid	CLKX ext	3	9	ns
40		Disable time, DX high impedance following last data bit from	CLKX int	-1	4	
12	^t dis(CKXH-DXHZ)	CLKX high	CLKX ext	3	9	ns
40		Delevelare OLIVI blak to DV velid	CLKX int	-1	4	
13	^t d(CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	2	12	ns
		Delay time, FSX high to DX valid	FSX int	-1	5	
14	^t d(FXH-DXV)	ONLY applies when in data delay 0 (XDATDLY = 00b) mode.	FSX ext	2	12	ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted. [‡] Minimum delay times also represent minimum output hold times.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The maximum bit rate for the C6205 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

 $^{\#}C = H \text{ or } L$

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)


= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.



SPRS106G - OCTOBER 1999 - REVISED JULY 2006



MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)





SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for FSR when GSYNC = 1 (see Figure 34)

NO		-20	00	LINUT
NO.		MIN	MAX	UNIT
1	tsu(FRH-CKSH) Setup time, FSR high before CLKS high	4		ns
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		ns




Figure 34. FSR Timing When GSYNC = 1



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 35)

			-2	200		
NO.		MAS	TER	SLA	VE	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		6 + 6P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡]For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 35)

				-	200		
NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	^t h(CKXL-FXL)	Hold time, FSX low after CLKX low \P	T – 3	T + 5			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high [#]	L – 4	L + 5			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-4	5	3P + 3	5P + 17	ns
6	^t dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L – 2	L + 3			ns
7	^t dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 3	3P + 17	ns
8	^t d(FXL-DXV)	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

 † P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

IFSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP


CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS106G - OCTOBER 1999 - REVISED JULY 2006









SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 36)

			-2	200		
NO.		MAS	TER	SLA	VE	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXH) Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡]For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 36)

				-	-200		
NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L – 2	L+3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high [#]	T – 2	T + 3			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	^t dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 3	5P + 17	ns
7	^t d(FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 4	2P + 2	4P + 17	ns

 † P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

 \pm For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§ S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

- L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
 - = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 36. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 37)

			-2	200		
NO.		MAS	ΓER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXH) Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡]For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1[†] (see Figure 37)

				-	-200		
NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	^t h(CKXH-FXL)	Hold time, FSX low after CLKX high \P	T – 2	T + 3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low [#]	H – 2	H + 3			ns
3	^t d(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	^t dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns
7	^t dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P+3	3P + 17	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

 † P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡]For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

$$L = CLKX$$
 low pulse width $= (CLKGDV/2) * S$ if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP


CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS106G - OCTOBER 1999 - REVISED JULY 2006









SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^{†‡} (see Figure 38)

			-	-200		
NO.		MAS	TER	SLA	VE	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		5 + 6P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡]For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 38)

				-	-200		
NO.		PARAMETER	MAS	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	^t h(CKXH-FXL)	Hold time, FSX low after CLKX high \P	H – 2	H + 3			ns
2	^t d(FXL-CKXL)	Delay time, FSX low to CLKX low [#]	T – 2	T + 1			ns
3	^t d(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	3P + 4	5P + 17	ns
6	^t dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 3	5P + 17	ns
7	^t d(FXL-DXV)	Delay time, FSX low to DX valid	L – 2	L+4	2P + 2	4P + 17	ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

```
L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
```

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 38. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

DMAC, TIMER, POWER-DOWN TIMING

switching characteristics over recommended operating conditions for DMAC outputs[†] (see Figure 39)

	DADAMETED	-200					
NO.	PARAMETER	MIN MAX	UNIT				
1	tw(DMACH) Pulse duration, DMAC high	2P-3	ns				
†P = 1/0	CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.	-					
	◄ 1						
	DMAC[3:0]		_				

Figure 39. DMAC Timing

timing requirements for timer inputs[†] (see Figure 40)

NIC		-20	0	
NO.		MIN	MAX	UNIT
1	t _w (TINPH) Pulse duration, TINP high	2P		ns
2	t _w (TINPL) Pulse duration, TINP low	2P		ns

 $^{\dagger}P = 1/CPU$ clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for timer outputs[†] (see Figure 40)

	No		DADAMETED	-20	0	
	NO.		PARAMETER	MIN	MAX	UNIT
	3	^t w(TOUTH)	Pulse duration, TOUT high	2P-3		ns
	4	^t w(TOUTL)	Pulse duration, TOUT low	2P-3		ns
Ŧ						

 † P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 40. Timer Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

DMAC, TIMER, POWER-DOWN TIMING (CONTINUED)

switching characteristics over recommended operating conditions for power-down outputs[†] (see Figure 41)

	DADAMETED	-20	00	
NO.	PARAMETER	MIN	MAX	UNIT
1	tw(PDH) Pulse duration, PD high	2P		ns
†P = 1/0	CPU clock frequency in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.	-		
	◄ 1			
	PD			

Figure 41. Power-Down Timing



SPRS106G - OCTOBER 1999 - REVISED JULY 2006


JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 42)

NO			-20	-200	
NO.			MIN	MAX	UNIT
1	^t c(TCK)	Cycle time, TCK	35		ns
3	tsu(TDIV-TCKH)	Setup time, TDI/TMS/TRST valid before TCK high	11		ns
4	^t h(TCKH-TDIV)	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

switching characteristics over recommended operating conditions for JTAG test port (see Figure 42)

NO	D. PARAMETER	-20	00	
NO.		MIN	MAX	UNIT
2	td(TCKL-TDOV) Delay time, TCK low to TDO valid	-4.5	12	ns







SPRS106G - OCTOBER 1999 - REVISED JULY 2006

MECHANICAL DATA FOR TMS320C6205

The following table(s) show the thermal resistance characteristics for the S–PBGA mechanical package.

thermal resistance characteristics (S-PBGA package) (GHK)

NO		°C/W	Air Flow (m/s†)
1	ROJC Junction-to-case	9.5	N/A
2	ROJA Junction-to-free air	26.5	0.00
3	ROJA Junction-to-free air	23.9	0.50
4	ROJA Junction-to-free air	22.6	1.00
5	ROJA Junction-to-free air	21.3	2.00

† m/s = meters per second

thermal resistance characteristics (S-PBGA package) (ZHK)

NO		°C/W	Air Flow (m/s†)
1	RO _{JC} Junction-to-case	9.5	N/A
2	ROJA Junction-to-free air	26.5	0.00
3	ROJA Junction-to-free air	23.9	0.50
4	ROJA Junction-to-free air	22.6	1.00
5	ROJA Junction-to-free air	21.3	2.00

† m/s = meters per second



SPRS106G - OCTOBER 1999 - REVISED JULY 2006

packaging information

The following packaging information and addendum reflect the most current released data available for the designated device(s). This data is subject to change without notice and without revision of this document.





11-Jul-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMS320C6205DGHK200	LIFEBUY	BGA MICROSTAR	GHK	288	90	TBD	SNPB	Level-3-220C-168 HR	0 to 90	320C6205DGHK 200 TMS	
TMS320C6205DGWT200	ACTIVE	NFBGA	GWT	288	90	TBD	SNPB	Level-3-220C-168 HR	0 to 90	TMS 320C6205DGWT 200	Samples
TMS320C6205DZHK200	LIFEBUY	BGA MICROSTAR	ZHK	288	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 90	320C6205DZHK 200 TMS	
TMS320C6205DZWT200	ACTIVE	NFBGA	ZWT	288	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 90	TMS 320C6205DZWT 200	Samples
TMS320C6205GHK200	LIFEBUY	BGA MICROSTAR	GHK	288	90	TBD	SNPB	Level-3-220C-168 HR	0 to 90	320C6205GHK 200 TMS	
TMS320C6205GHKA200	LIFEBUY	BGA MICROSTAR	GHK	288	90	TBD	SNPB	Level-3-220C-168 HR	-40 to 105	C6205GHK200 A TMS320	
TMS320C6205GWT200	ACTIVE	NFBGA	GWT	288	90	TBD	SNPB	Level-3-220C-168 HR	0 to 90	TMS 320C6205GWT 200	Samples
TMS320C6205GWTA200	ACTIVE	NFBGA	GWT	288	90	TBD	SNPB	Level-3-220C-168 HR	-40 to 105	TMS320 C6205GWT200 A	Samples
TMS320C6205ZHK200	LIFEBUY	BGA MICROSTAR	ZHK	288	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 90	320C6205ZHK 200 TMS	
TMS320C6205ZWT200	ACTIVE	NFBGA	ZWT	288	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 90	TMS 320C6205ZWT 200	Samples
TMS32C6205DGHKA200	LIFEBUY	BGA MICROSTAR	GHK	288	90	TBD	SNPB	Level-3-220C-168 HR	-40 to 105	C6205DGHK200 A TMS320	
TMS32C6205DGWTA200	ACTIVE	NFBGA	GWT	288	90	TBD	SNPB	Level-3-220C-168 HR	-40 to 105	TMS320 C6205DGWT200	Samples



11-Jul-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
			_		-					A	
TMS32C6205DZHKA200	LIFEBUY	BGA MICROSTAR	ZHK	288	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 105	C6205DZHK200 A TMS320	
TMS32C6205DZWTA200	ACTIVE	NFBGA	ZWT	288	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 105	TMS320 C6205DZWT200 A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




www.ti.com

11-Jul-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GHK (S-PBGA-N288)

PLASTIC BALL GRID ARRAY



A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.




GWT0288A

PACKAGE OUTLINE

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

NanoFree is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




<u>GWT0288A</u>

EXAMPLE BOARD LAYOUT

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).




GWT0288A

EXAMPLE STENCIL DESIGN

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




ZWT0288A

PACKAGE OUTLINE

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

NanoFree is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




<u>ZWT0288A</u>

EXAMPLE BOARD LAYOUT

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).




<u>ZWT0288A</u>

EXAMPLE STENCIL DESIGN

NFBGA - 1.4 mm max height

PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



ZHK (S-PBGA-N288)

PLASTIC BALL GRID ARRAY



Α. All linear dimensions are in millimeters.

Β. This drawing is subject to change without notice.

This is a lead-free solder ball design. C.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated