SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

20 Vcc 19 🛛 OE

18 B₀

17 🛛 B₁

16 🛛 B₂

15 B₃

14 🛛 B₄

13 🛛 B₅

12 B₆

CY54FCT245T . . . D PACKAGE

CY74FCT245T ... P, Q, OR SO PACKAGE

(TOP VIEW)

т/<mark>R</mark> Г

A₀ [] 2

A₁ 3

A₂ 4 A₃ [] 5

A₄ 6

A₆ [] 8

A₇ 9

17

 A_5

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise **Characteristics**
- Ioff Supports Partial-Power-Down Mode • Operation
- **ESD Protection Exceeds JESD 22** 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- CY54FCT245T 48-mA Output Sink Current 12-mA Output Source Current
- **CY74FCT245T** • 64-mA Output Sink Current 32-mA Output Source Current
- 3-State Outputs

description

The 'FCT245T devices contain eight noninverting bidirectional buffers with 3-state outputs and are intended for bus-oriented applications.

The transmit/receive (T/\overline{R}) input determines the direction of data flow through these bidirectional transceivers. Transmit (active high) enables data from A ports to B ports. The output enable (\overline{OE}), when high, disables both the A and B ports by putting them in the high-impedance state.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Ģ		11] В ₇	
СҮ	54FCT245 (TO	T L I P VIEW)	-	AGE
	A1 A0	T/R CCC	СП	
A ₂ A ₃ A ₄ A ₅ A ₆] 4] 5] 6] 7] 8 9 10		18 L 17 [16 [15 [3]	B ₀ B ₁ B ₂ B ₃ B ₄
	ซี			

CY54FCT245T, CY74FCT245T 8-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

		URDERIN			
т _А	PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	3.8	CY74FCT245DTQCT	FCT245D
	QSOP – Q	Tape and reel	4.1	CY74FCT245CTQCT	FCT245C
	8010 80	Tube	4.1	CY74FCT245CTSOC	FCT245C
	SOIC – SO	Tape and reel	4.1	CY74FCT245CTSOCT	FC1245C
	DIP – P	Tube	4.6	CY74FCT245ATPC	CY74FCT245ATPC
–40°C to 85°C	QSOP – Q	Tape and reel	4.6	CY74FCT245ATQCT	FCT245A
	00 00	Tube	4.6	CY74FCT245ATSOC	ECT2454
	SOIC – SO	Tape and reel	4.6	CY74FCT245ATSOCT	FCT245A
	QSOP – Q	Tape and reel	7	CY74FCT245TQCT	FCT245
	SOIC – SO	Tube	7	CY74FCT245TSOC	F0T045
	5010 - 50	Tape and reel	7	CY74FCT245TSOCT	FCT245
	CDIP – D	Tube	4.5	CY54FCT245CTDMB	
	LCC – L	Tube	4.5	CY54FCT245CTLMB	
–55°C to 125°C	CDIP – D	Tube	4.9	CY54FCT245ATDMB	
-55 C 10 125 C	LCC – L	Tube	4.9	CY54FCT245ATLMB	
	CDIP – D	Tube	7.5	CY54FCT245TDMB	
	LCC – L Tube		7.5	CY54FCT245TLMB	

ORDERING INFORMATION


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INP	UTS	OPERATION
OE	T/R	OPERATION
L	L	B data to bus A
L	н	A data to bus B
Н	Х	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedancestate

logic diagram (positive logic)





SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential		–0.5	V to 7 V
DC input voltage range		0.5	V to 7 V
DC output voltage range		0.5	V to 7 V
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, θ_{JA} (see Note 1):	P package		69°C/W
	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied,	, T _A	-65°C 1	to 135°C
Storage temperature range, T _{stg}		-65°C 1	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		CY54FCT245T			CY7 CY7 CY7 CY7	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			48			64	mA
Т _А	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			CY	54FCT24	45T	CY	74FCT24	45T	UNIT	
PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	MIN	түр†	MAX	UNII
Maria	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v
	V _{CC} = 4.5 V,	I _{OH} = -12 mA		2.4	3.3					
VOH	V _{CC} = 4.75 V	I _{OH} = -32 mA					2			V
	VCC = 4.75 V	I _{OH} = -15 mA					2.4	3.3		
Ve	V _{CC} = 4.5 V,	I _{OL} = 48 mA			0.3	0.55				v
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v
V _{hys}	All inputs				0.2			0.2		V
1.	V _{CC} = 5.5 V,	$V_{IN} = V_{CC}$				5				μA
łı	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5	μА
I	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				±1				μA
ΙΗ	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	μΛ
١L	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				±1				μA
ЧL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μΛ
10711	$V_{CC} = 5.5 V,$	V _{OUT} = 2.7 V				10				μA
IOZH	V _{CC =} 5.25 V,	V _{OUT} = 2.7 V							10	μΛ
IOZL	V _{CC} = 5.5 V,	V _{OUT} = 0.5 V				-10				μA
'OZL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V							-10	μ
los‡	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA
105+	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	
l _{off}	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1			±1	μA
	V _{CC} = 5.5 V,	$V_{IN} \leq 0.2 \text{ V}, \qquad V_{I}$	$N \ge V_{CC} - 0.2 V$		0.1	0.2				mA
Icc	V _{CC} = 5.25 V,	$V_{IN} \leq 0.2 V$, V_{I}	$N \ge V_{CC} - 0.2 V$					0.1	0.2	IIIA
	V_{CC} = 5.5 V, V_{IN} =	3.4 V [§] , f ₁ = 0, Outputs of	open		0.5	2				
∆ICC	V _{CC} = 5.25 V, V _{IN} =	= 3.4 V [§] , f ₁ = 0, Outputs	sopen					0.5	2	mA
loca	$V_{CC} = 5.5 \text{ V}, \text{ One in}$ Outputs open, T/R c $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge$		uty cycle,		0.06	0.12				mA
ICCD I	$V_{CC} = 5.25 \text{ V}, \text{ One}$ Outputs open, T/R o $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge$		duty cycle,					0.06	0.12	MH

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

This parameter is derived for use in total power-supply calculations.



SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

		TEST CONDITION		CY	54FCT2	45T	CY	74FCT24	15T	
PARAMETER		TEST CONDITION	5	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
		One bit switching at f ₁ = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	V _{CC} = 5.5 V, O <u>ut</u> put <u>s op</u> en,	at 50% duty cycle	V_{IN} = 3.4 V or GND		1.2	3.4				
	T/R or $OE = GND$	Eight bits switching at f ₁ = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 V \text{ or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$		1.3	2.6ll				
IC#		at 50% duty cycle	$V_{IN} = 3.4 V \text{ or GND}$		3.3	10.6ll				mA
10		One bit switching at f ₁ = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	IIIA
	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	Outputs open, T/R or OE = GND	Eight bits switching at f ₁ = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 V \text{ or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$					1.3	2.6ll	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 ${}^{\#}IC = ICC + \Delta ICC \times DH \times NT + ICCD (f_0/2 + f_1 \times N_1)$

Where:

- = Total supply current lC.
- ICC = Power-supply current with CMOS input levels
- ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_H = Duty cycle for TTL inputs high NT = Number of TTL inputs at D_H

- I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)
- = Clock frequency for registered devices, otherwise zero fo
- = Input signal frequency f1
- N₁ = Number of inputs changing at f1
- All currents are in milliamperes and all frequencies are in megahertz.

I Values for these conditions are examples of the I_{CC} formula.



CY54FCT245T, CY74FCT245T **8-BIT TRANSCEIVERS** WITH 3-STATE OUTPUTS SCCS018B – MAY 1994 – REVISED NOVEMBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FC	T245T	CY54FC1	245AT	CY54FC1	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	1.5	7.5	1.5	4.9	1.5	4.5	20
^t PHL	AUB	BOLA	1.5	7.5	1.5	4.9	1.5	4.5	ns
^t PZH	OE or T/R	A or P	1.5	10	1.5	6.5	1.5	6.2	
^t PZL	OE OF 1/R	A or B	1.5	10	1.5	6.5	1.5	6.2	ns
^t PHZ	\overline{OE} or T/R	A or B	1.5	10	1.5	6	1.5	5.2	
^t PLZ	OE OF 1/R		1.5	10	1.5	6	1.5	5.2	ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T245T	CY74FC	F245AT	CY74FC1	245CT	CY74FC1	245DT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	B or A	1.5	7	1.5	4.6	1.5	4.1	1.5	3.8	-
^t PHL	AUB	BUIA	1.5	7	1.5	4.6	1.5	4.1	1.5	3.8	ns
^t PZH	\overline{OE} or T/R	A or B	1.5	9.5	1.5	6.2	1.5	5.8	1.5	5	ns
^t PZL	OE OF 1/R	AUB	1.5	9.5	1.5	6.2	1.5	5.8	1.5	5	115
^t PHZ	\overline{OE} or T/R	A or B	1.5	7.5	1.5	5	1.5	4.8	1.5	4.3	ns
^t PLZ	OE OF I/R	AUB	1.5	7.5	1.5	5	1.5	4.8	1.5	4.3	115



SCCS018B - MAY 1994 - REVISED NOVEMBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





28-Jul-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9221401M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221401M2A CY54FCT 245TLMB	Samples
5962-9221401MRA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-9221401MR A	Samples
5962-9221403M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221403M2A	Samples
5962-9221403MRA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-9221403MR A CY54FCT245ATDM B	Samples
5962-9221405M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221405M2A CY54FCT 245CTLMB	Samples
5962-9221405MRA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-9221405MR A	Samples
CY54FCT245ATDMB	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-9221403MR A CY54FCT245ATDM B	Samples
CY54FCT245CTLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221405M2A CY54FCT 245CTLMB	Samples
CY54FCT245TLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221401M2A CY54FCT 245TLMB	Samples
CY74FCT245ATPC	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT245ATPC	Samples
CY74FCT245ATPCE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT245ATPC	Samples



PACKAGE OPTION ADDENDUM

28-Jul-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT245ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Samples
CY74FCT245ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Samples
CY74FCT245ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245CTQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245C	Samples
CY74FCT245CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245C	Samples
CY74FCT245TQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245	Samples
CY74FCT245TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

28-Jul-2020

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT245ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT245CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT245ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT245CTQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245TQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated