

1 Ω Typical On Resistance, ± 5 V, +12 V, +5 V, and +3.3 V, 4:1 Multiplexer

Data Sheet ADG1604

FEATURES

1 Ω typical on resistance
0.2 Ω on resistance flatness
±3.3 V to ±8 V dual-supply operation
3.3 V to 16 V single-supply operation
No V_L supply required
3 V logic-compatible inputs
Rail-to-rail operation
Continuous current per channel
LFCSP: 504 mA
TSSOP: 315 mA

14-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP

APPLICATIONS


Communication systems
Medical systems
Audio signal routing
Video signal routing
Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Relay replacements

GENERAL DESCRIPTION

The ADG1604 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer and switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

The ultralow on resistance of these switches make them ideal solutions for data acquisition and gain switching applications where low on resistance and distortion is critical. The on resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

FUNCTIONAL BLOCK DIAGRAM



The CMOS construction ensures ultralow power dissipation, making the devices ideally suited for portable and battery-powered instruments.

PRODUCT HIGHLIGHTS

- 1. 1.6Ω maximum on resistance over temperature.
- 2. Minimum distortion: THD + N = 0.007%.
- 3. 3 V logic-compatible digital inputs: $V_{INH} = 2.0 \text{ V}$, $V_{INL} = 0.8 \text{ V}$.
- 4. No V_L logic power supply required.
- 5. Ultralow power dissipation: <16 nW.
- 6. 14-lead TSSOP and 16-lead, $4 \text{ mm} \times 4 \text{ mm}$ LFCSP.

TABLE OF CONTENTS

| Features |
|--|
| Applications1 |
| Functional Block Diagram |
| General Description |
| Product Highlights |
| Revision History |
| Specifications |
| ±5 V Dual Supply3 |
| 12 V Single Supply4 |
| 5 V Single Supply5 |
| 3.3 V Single Supply6 |
| DEVICION LUCTORY |
| REVISION HISTORY |
| 3/16—Rev. A to Rev. B |
| Changed CP-16-13 to CP-16-26Throughout |
| Changes to Figure 2, Figure 3, and Table 79 |
| Updated Outline Dimensions |
| Changes to Ordering Guide |
| 9/09—Rev. 0 to Rev. A |
| Changes to On Resistance (R _{ON}) Parameter, On Resistance |

| Continuous Current per Channel, S or D | 7 |
|--|----|
| Absolute Maximum Ratings | 8 |
| ESD Caution | 8 |
| Pin Configurations and Function Descriptions | 9 |
| Typical Performance Characteristics | 10 |
| Test Circuits | 13 |
| Terminology | 16 |
| Outline Dimensions | 17 |
| Ordering Guide | 17 |

SPECIFICATIONS

±5 V DUAL SUPPLY

 V_{DD} = +5 V \pm 10%, V_{SS} = -5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

| Parameter | 25°C | −40°C to +85°C | –40°C to +125°C | Unit | Test Conditions/Comments |
|--|-------|-------------------|------------------------------------|---------------------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | V_{DD} to V_{SS} | V | |
| On Resistance (R _{ON}) | 1 | | | Ωtyp | $V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$; see Figure 22 |
| | 1.2 | 1.4 | 1.6 | Ω max | $V_{DD} = \pm 4.5 \text{ V}, V_{SS} = \pm 4.5 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.04 | | | Ωtyp | $V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$ |
| | 0.08 | 0.09 | 0.1 | Ω max | |
| On Resistance Flatness (R _{FLAT(ON)}) | 0.2 | | | Ωtyp | $V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$ |
| | 0.25 | 0.29 | 0.34 | Ω max | |
| LEAKAGE CURRENTS | | | | | $V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.1 | | | nA typ | $V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 23}$ |
| | ±0.2 | ±1 | ±8 | nA max | |
| Drain Off Leakage, I _D (Off) | ±0.1 | | | nA typ | $V_S = \pm 4.5 \text{V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 23}$ |
| 2.a 3 20aa.go, 15 (3.1.) | ±0.2 | ±2 | ±16 | nA max | 13 |
| Channel On Leakage, ID, Is (On) | ±0.2 | _ _ | | nA typ | $V_S = V_D = \pm 4.5 \text{ V}$; see Figure 24 |
| eae. e <u></u> | ±0.4 | ±2 | ±16 | nA max | 13 15 = 115 1,500 1.ga. 0 = 1 |
| DIGITAL INPUTS | | | | 10111001 | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| Input Current, I _{INL} or I _{INH} | 0.005 | | 0.0 | μΑ typ | $V_{IN} = V_{GND}$ or V_{DD} |
| input current, tine of tine | 0.003 | | ±0.1 | μA max | VIIV — VGND OI VDD |
| Digital Input Capacitance, C _{IN} | 8 | | 20.1 | pF typ | |
| DYNAMIC CHARACTERISTICS ¹ | | | | p. 0,p | |
| Transition Time, transition | 150 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| Hallsteen Time, Chanshion | 278 | 336 | 376 | ns max | $V_s = 2.5 \text{ V}$; see Figure 29 |
| ton (EN) | 116 | 330 | 370 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| CON (LIV) | 146 | 166 | 177 | ns max | $V_S = 2.5 \text{ V}$; see Figure 31 |
| t _{OFF} (EN) | 186 | 100 | 177 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| COFF (LIV) | 234 | 277 | 310 | ns max | $V_s = 2.5 \text{ V}$; see Figure 31 |
| Break-Before-Make Time Delay, t _D | 50 | 2// | 310 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| bleak-before-make fillie belay, to | 30 | | 28.5 | ns min | $V_{S1} = V_{S2} = 2.5 \text{ V}$; see Figure 30 |
| Charge Injection | 140 | | 20.5 | pC typ | $V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 3}$ |
| Off Isolation | 70 | | | | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; |
| | | | | dB typ | see Figure 25 |
| Channel-to-Channel Crosstalk | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27 |
| Total Harmonic Distortion + Noise (THD + N) | 0.007 | | | % typ | $R_L = 110 \Omega$, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 28 |
| –3 dB Bandwidth | 15 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26 |
| C _s (Off) | 63 | | | pF typ | $V_s = 0 \text{ V}, f = 1 \text{ MHz}$ |
| C _D (Off) | 270 | | | pF typ | $V_{S} = 0 V, f = 1 MHz$ |
| C_D , C_S (On) | 360 | | | pF typ | $V_s = 0 V$, $f = 1 MHz$ |
| POWER REQUIREMENTS | | | | 1 | $V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ |
| loo | 0.001 | | 1.0 | μA typ | Digital inputs = 0 V or V _{DD} |
| V_{DD}/V_{SS} | | | 1.0 ±3.3/±8 | μA max V min/max | |

 $^{^{\}rm 1}$ Guaranteed by design, not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

| Parameter | 25°C | −40°C to +85°C | −40°C to +125°C | Unit | Test Conditions/Comments |
|--|-------|-------------------|--------------------|-----------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | $0V$ to V_{DD} | V | |
| On Resistance (RoN) | 0.95 | | | Ω typ | $V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure } 22$ |
| | 1.1 | 1.25 | 1.45 | Ω max | $V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.03 | | | Ωtyp | $V_S = 10 \text{ V, } I_S = -10 \text{ mA}$ |
| | 0.06 | 0.07 | 0.08 | Ω max | |
| On Resistance Flatness (R _{FLAT(ON)}) | 0.2 | | | Ωtyp | $V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$ |
| | 0.23 | 0.27 | 0.32 | Ω max | |
| LEAKAGE CURRENTS | | | | | $V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.1 | | | nA typ | $V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 23}$ |
| 204.22 c 204.43 (0) | ±0.2 | ±1 | ±8 | nA max | 15 . 1, 10 1, 15 . 10 1, 11, 100 . 1.gail 20 |
| Drain Off Leakage, ID (Off) | ±0.1 | | _0 | nA typ | $V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 23}$ |
| Drain on Leakage, ib (on) | ±0.2 | ±2 | ±16 | nA max | 13 1 17 10 17 18 10 17 17 3cc 11gaic 25 |
| Channel On Leakage, ID, IS (On) | ±0.2 | | 110 | nA typ | $V_S = V_D = 1 \text{ V or } 10 \text{ V}$; see Figure 24 |
| Chamiler on Leakage, 15, 15 (On) | ±0.4 | ±2 | ±16 | nA max | v3 = v0 = 1 v or 10 v, see rigare 24 |
| DIGITAL INPUTS | ±0.4 | <u> </u> | ±10 | TIA IIIax | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| · | | | | | |
| Input Low Voltage, V _{INL} | 0.001 | | 0.8 | V max | |
| Input Current, I _{INL} or I _{INH} | 0.001 | | . 0.4 | μA typ | $V_{IN} = V_{GND} \text{ or } V_{DD}$ |
| | | | ±0.1 | μA max | |
| Digital Input Capacitance, C _{IN} | 8 | | | pF typ | |
| DYNAMIC CHARACTERISTICS ¹ | | | | | |
| Transition Time, transition | 100 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 161 | 192 | 220 | ns max | V _s = 8 V; see Figure 29 |
| t _{ON} (EN) | 80 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| | 95 | 104 | 111 | ns max | $V_s = 8 \text{ V}$; see Figure 31 |
| t _{OFF} (EN) | 144 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| | 173 | 205 | 234 | ns max | $V_S = 8 \text{ V}$; see Figure 31 |
| Break-Before-Make Time Delay, t _D | 25 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| | | | 18 | ns min | $V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 30 |
| Charge Injection | 125 | | | pC typ | $V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 32 |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 25 |
| Channel-to-Channel Crosstalk | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27 |
| Total Harmonic Distortion + Noise | 0.013 | | | % typ | $R_L = 110 \Omega$, 5 V p-p, $f = 20 Hz$ to 20 kHz; see Figure 28 |
| –3 dB Bandwidth | 19 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26 |
| C _s (Off) | 60 | | | pF typ | $V_s = 6 \text{ V, } f = 1 \text{ MHz}$ |
| C _D (Off) | 270 | | | pF typ | $V_S = 6 V, f = 1 MHz$ |
| C _D , C _S (On) | 350 | | | pF typ | $V_s = 6 V, f = 1 MHz$ |
| POWER REQUIREMENTS | 1 | | | r. 1) P | $V_{DD} = 12 \text{ V}$ |
| I _{DD} | 0.001 | | | μA typ | Digital inputs = 0 V or V_{DD} |
| טטו | 0.001 | | 1 | | Digital inputs – 0 v of voo |
| l | 220 | | ı | μA max | Digital inputs = 5 V |
| I _{DD} | 230 | | 260 | μΑ typ | Digital inputs = 5 V |
| V | | | 360 | μA max | |
| V_{DD} | | | 3.3/16 | V min/max | |

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

5 V SINGLE SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

| Parameter | 25°C | −40°C to +85°C | −40°C to +125°C | Unit | Test Conditions/Comments |
|---|-------|-------------------|--------------------|-----------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | $0V$ to V_{DD} | V | |
| On Resistance (R _{ON}) | 1.7 | | | Ωtyp | $V_s = 0 \text{ V to } 4.5 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 22$ |
| | 2.15 | 2.4 | 2.7 | Ω max | $V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$ |
| On Resistance Match Between Channels (ΔR _{ON}) | 0.05 | | | Ωtyp | $V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA}$ |
| , <i>y</i> | 0.09 | 0.12 | 0.15 | Ω max | , . |
| On Resistance Flatness (R _{FLAT(ON)}) | 0.4 | | | Ωtyp | $V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA}$ |
| (-124(614)) | 0.53 | 0.55 | 0.6 | Ω max | 15 2 1 22 112 1,15 |
| LEAKAGE CURRENTS | | | | | $V_{DD} = 5.5 \text{ V}, V_{SS} = 0 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.05 | | | nA typ | $V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 23}$ |
| source on Leanage, is (on) | ±0.2 | ±1 | ±8 | nA max | 13 1 17 1.5 17 15 1.5 17 17 500 1 1 gare 25 |
| Drain Off Leakage, I _D (Off) | ±0.05 | | _0 | nA typ | $V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see Figure 23}$ |
| Diam on Leakage, ib (on) | ±0.03 | ±2 | ±16 | nA max | v ₃ = 1 v/4.5 v, v ₀ = 4.5 v/1 v, see rigate 25 |
| Channel On Leakage, ID, IS (On) | ±0.2 | <u></u> Z | ±10 | nA typ | $V_S = V_D = 1 \text{ V or } 4.5 \text{ V}; \text{ see Figure } 24$ |
| Charmer On Leakage, 10, 15 (On) | ±0.1 | ±2 | ±16 | nA max | vs = vb = 1 v or 4.5 v, see rigure 24 |
| DIGITAL INPUTS | ±0.4 | <u> </u> | ±10 | TIATITA | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| | 0.001 | | 0.0 | | $V_{IN} = V_{GND} \text{ or } V_{DD}$ |
| Input Current, I _{INL} or I _{INH} | 0.001 | | ±0.1 | μA typ | VIN = VGND OF VDD |
| Digital Input Canacitance C | 8 | | ±0.1 | μA max | |
| Digital Input Capacitance, C _{IN} DYNAMIC CHARACTERISTICS ¹ | ٥ | | | pF typ | |
| | 175 | | | nc tun | D - 200 O C - 25 pF |
| Transition Time, t _{TRANSITION} | 283 | 337 | 380 | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ $V_S = 2.5 V$; see Figure 29 |
| + /EN\ | 135 | 337 | 300 | ns max | $R_L = 300 \Omega, C_L = 35 pF$ |
| ton (EN) | 174 | 194 | 212 | ns typ | $V_S = 2.5 \text{ V}$; see Figure 31 |
| + (FNI) | | 194 | 212 | ns max | _ |
| t _{OFF} (EN) | 228 | 242 | 205 | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 288 | 342 | 385 | ns max | $V_s = 2.5 \text{ V}$; see Figure 31 |
| Break-Before-Make Time Delay, t _□ | 30 | | 21 | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | | | 21 | ns min | $V_{S1} = V_{S2} = 2.5 \text{ V}$; see Figure 30 |
| Charge Injection | 70 | | | pC typ | $V_S = 2.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 3}$ |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 25 |
| Channel-to-Channel Crosstalk | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27 |
| Total Harmonic Distortion + Noise | 0.09 | | | % typ | $R_L = 110 \Omega$, $f = 20 Hz$ to $20 kHz$, $V_S = 3.5 V$ p- $p_S = 110 M$ see Figure 28 |
| –3 dB Bandwidth | 16 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26 |
| C _s (Off) | 70 | | | pF typ | V _S = 2.5 V, f = 1 MHz |
| C _D (Off) | 300 | | | pF typ | $V_S = 2.5 \text{ V, } f = 1 \text{ MHz}$ |
| C _D , C _s (On) | 400 | | | pF typ | $V_S = 2.5 \text{ V, } f = 1 \text{ MHz}$ |
| POWER REQUIREMENTS | | | | | V _{DD} = 5.5 V |
| I _{DD} | 0.001 | | | μA typ | Digital inputs = 0 V or V _{DD} |
| | | | 1 | μA max | , |
| V_{DD} | | | 3.3/16 | V min/max | |

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

3.3 V SINGLE SUPPLY

 V_{DD} = 3.3 V, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

| Parameter | 25°C | –40°C to | –40°C to | Unit | Tost Conditions/Comments |
|--|-------|----------|-------------------------|-----------------|---|
| Parameter | 25°C | +85°C | +125°C | Unit | Test Conditions/Comments |
| ANALOG SWITCH | | | 01/4-1/ | | |
| Analog Signal Range | 2.2 | 2.4 | 0 V to V_{DD} | V | |
| On Resistance (R _{ON}) | 3.2 | 3.4 | 3.6 | Ωtyp | $V_S = 0$ V to V_{DD} , $I_S = -10$ mA, $V_{DD} = 3.3$ V, $V_{SS} = 0$ V; see Figure 22 |
| On Resistance Match Between Channels (ΔR_{ON}) | 0.06 | 0.07 | 0.08 | Ωtyp | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$ |
| On Resistance Flatness (R _{FLAT(ON)}) | 1.2 | 1.3 | 1.4 | Ωtyp | $V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$ |
| LEAKAGE CURRENTS | | | | | $V_{DD} = 3.6 \text{ V, } V_{SS} = 0 \text{ V}$ |
| Source Off Leakage, Is (Off) | ±0.02 | | | nA typ | $V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see Figure 23}$ |
| | ±0.25 | ±1 | ±8 | nA max | |
| Drain Off Leakage, I _D (Off) | ±0.02 | | | nA typ | $V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see Figure 23}$ |
| | ±0.25 | ±2 | ±16 | nA max | |
| Channel On Leakage, ID, Is (On) | ±0.05 | | | nA typ | $V_S = V_D = 0.6 \text{ V or } 3 \text{ V}$; see Figure 24 |
| | ±0.6 | ±2 | ±16 | nA max | |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V _{INH} | | | 2.0 | V min | |
| Input Low Voltage, V _{INL} | | | 0.8 | V max | |
| Input Current, I _{INL} or I _{INH} | 0.001 | | | μA typ | $V_{IN} = V_{GND}$ or V_{DD} |
| • | | | ±0.1 | μA max | |
| Digital Input Capacitance, C _{IN} | 8 | | | pF typ | |
| DYNAMIC CHARACTERISTICS ¹ | | | | 71 | |
| Transition Time, transition | 280 | | | ns typ | $R_L = 300 \Omega, C_L = 35 pF$ |
| | 460 | 526 | 575 | ns max | $V_S = 1.5 \text{ V}$; see Figure 29 |
| ton (EN) | 227 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| | 308 | 332 | 346 | ns max | $V_S = 1.5 \text{ V}$; see Figure 31 |
| t _{OFF} (EN) | 357 | | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| (2.1) | 480 | 549 | 601 | ns max | $V_S = 1.5 \text{ V}$; see Figure 31 |
| Break-Before-Make Time Delay, t _D | 25 | 0.12 | | ns typ | $R_L = 300 \Omega$, $C_L = 35 pF$ |
| sicult service mane initial services | | | 20 | ns min | $V_{S1} = V_{S2} = 1.5 \text{ V}$; see Figure 30 |
| Charge Injection | 60 | | 20 | pC typ | $V_s = 1.5 \text{ V}$, $R_s = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 3 |
| Off Isolation | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; |
| on isolation | 70 | | | abtyp | see Figure 25 |
| Channel-to-Channel Crosstalk | 70 | | | dB typ | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27 |
| Total Harmonic Distortion + Noise | 0.15 | | | % typ | $R_L = 110 \Omega$, $f = 20 Hz$ to 20 kHz, $V_S = 2 V p-p$; see Figure 28 |
| –3 dB Bandwidth | 15 | | | MHz typ | $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 26 |
| C _s (Off) | 76 | | | pF typ | $V_S = 1.5 \text{ V}, f = 1 \text{ MHz}$ |
| C _D (Off) | 316 | | | pF typ | $V_S = 1.5 \text{ V}, f = 1 \text{ MHz}$ |
| C _D , C _s (On) | 420 | | | pF typ | $V_S = 1.5 \text{ V, } f = 1 \text{ MHz}$ |
| POWER REQUIREMENTS | + | | | 7. 74 | $V_{DD} = 3.6 \text{ V}$ |
| IDD | 0.001 | | | μA typ | Digital inputs = 0 V or V _{DD} |
| טטו | 0.001 | 1.0 | 1.0 | μΑτγρ μΑ max | Digital ilipats – 0 v ol voo |
| Voc | | 1.0 | | V min/max | |
| V_{DD} | | | 3.3/16 | v mm/max | |

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 5.

| Parameter | 25°C | 85°C | 125°C | Unit |
|--|------|------|-------|------------|
| CONTINUOUS CURRENT, S OR D | | | | |
| $V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 315 | 189 | 95 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W) | 504 | 259 | 112 | mA maximum |
| $V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 378 | 221 | 112 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}$ C/W) | 627 | 311 | 126 | mA maximum |
| $V_{DD} = 5 V$, $V_{SS} = 0 V$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 249 | 158 | 91 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}\text{C/W}$) | 403 | 224 | 105 | mA maximum |
| $V_{DD} = 3.3 \text{ V, } V_{SS} = 0 \text{ V}$ | | | | |
| TSSOP ($\theta_{JA} = 150.4$ °C/W) | 256 | 165 | 98 | mA maximum |
| LFCSP ($\theta_{JA} = 48.7^{\circ}\text{C/W}$) | 410 | 235 | 116 | mA maximum |

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

| Parameter | Rating |
|---|---|
| V _{DD} to V _{SS} | 18 V |
| V_{DD} to GND | −0.3 V to +18 V |
| V _{ss} to GND | +0.3 V to −18 V |
| Analog Inputs ¹ | $V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first |
| Digital Inputs ¹ | GND $- 0.3 \text{ V}$ to $\text{V}_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first |
| Peak Current, S or D | 1150 mA (pulsed at 1 ms, 10% duty-cycle maximum) |
| Continuous Current, S or D ² | Data + 15% |
| Operating Temperature Range | |
| Industrial (Y Version) | −40°C to +125°C |
| Storage Temperature Range | −65°C to +150°C |
| Junction Temperature | 150°C |
| θ_{JA} Thermal Impedance | |
| 16-Lead TSSOP, 2-Layer Board | 150.4°C/W |
| 16-Lead LFCSP, 4-Layer Board | 48.7°C/W |
| Reflow Soldering Peak Temperature, Pb free | 260°C |

 $^{^{\}rm 1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² See Table 5.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 14-Lead TSSOP Pin Configuration




Figure 3. 16-Lead LFCSP Pin Configuration

Table 7. Pin Function Descriptions

| Pin | Pin No. | | | | |
|------------------|----------------|-----------------|---|--|--|
| 14-Lead TSSOP | 16-Lead LFCSP | Mnemonic | Description | | |
| 1 | 15 | A0 | Logic Control Input. | | |
| 2 | 16 | EN | Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switch. | | |
| 3 | 1 | V _{SS} | Most Negative Power Supply Potential. | | |
| 4 | 3 | S1 | Source Terminal. This pin can be an input or output. | | |
| 5 | 4 | S2 | Source Terminal. This pin can be an input or output. | | |
| 6 | 6 | D | Drain Terminal. This pin can be an input or output. | | |
| 7, 8, 9 | 2, 5, 7, 8, 13 | NIC | No Internal Connection. | | |
| 10 | 9 | S4 | Source Terminal. This pin can be an input or output. | | |
| 11 | 10 | S3 | Source Terminal. This pin can be an input or output. | | |
| 12 | 11 | V_{DD} | Most Positive Power Supply Potential. | | |
| 13 | 12 | GND | Ground (0 V) Reference. | | |
| 14 | 14 | A1 | Logic Control Input. | | |
| N/A ¹ | 0 | EPAD | Exposed Pad. Tie the exposed pad to the substrate, Vss. | | |

¹ N/A means not applicable.

Table 8. ADG1604 Truth Table

| EN | A1 | A0 | S 1 | S2 | S3 | S4 | |
|----|----|----|------------|-----|-----------|-----|--|
| 0 | Х | Х | Off | Off | Off | Off | |
| 1 | 0 | 0 | On | Off | Off | Off | |
| 1 | 0 | 1 | Off | On | Off | Off | |
| 1 | 1 | 0 | Off | Off | On | Off | |
| 1 | 1 | 1 | Off | Off | Off | On | |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance as a Function of V_D (V_S) for Dual Supply




Figure 5. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 6. On Resistance as a Function of V_D (V_S) for Different Temperatures, ± 5 V Dual Supply




Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, 12 V Single Supply




Figure 8. On Resistance as a Function of V_D (V_S) for Different Temperatures, 5 V Single Supply




Figure 9. On Resistance as a Function of V_D (V_S) for Different Temperatures, 3.3 V Single Supply




Figure 10. Leakage Currents as a Function of Temperature, ± 5 V Dual Supply




Figure 11. Leakage Currents as a Function of Temperature, 12 V Single Supply




Figure 12. Leakage Currents as a Function of Temperature, 5 V Single Supply




Figure 13. Leakage Currents as a Function of Temperature, 3.3 V Single Supply




Figure 14. IDD vs. Logic Level




Figure 15. Charge Injection vs. Source Voltage




Figure 16. ton/toff Times vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. ACPSRR vs. Frequency







Figure 21. THD + N vs. Frequency

TEST CIRCUITS










Figure 25. Off Isolation




Figure 26. Bandwidth




Figure 27. Channel-to-Channel Crosstalk




Figure 28. THD + Noise





Figure 29. Address to Output Switching Times






Figure 31. Enable-to-Output Switching Delay




Figure 32. Charge Injection

TERMINOLOGY

 I_{DD}

The positive supply current.

 I_{ss}

The negative supply current.

 $V_D(V_S)$

The analog voltage on Terminal D and Terminal S.

Ron

The ohmic resistance between Terminal D and Terminal S.

R_{FLAT(ON)}

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

ID (Off)

The drain leakage current with the switch off.

 $I_D, I_S(On)$

The channel leakage current with the switch on.

 \mathbf{V}_{INI}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

I_{INL} (I_{INH})

The input current of the digital input.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

C_D (Off)

The off switch drain capacitance, which is measured with reference to ground.

 C_D , C_S (On)

The on switch capacitance, which is measured with reference to ground.

 C_{IN}

The digital input capacitance.

TRANSITION

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another. See Figure 29.

ton (EN)

The delay between applying the digital control input and the output switching on. See Figure 31.

toff (EN)

The delay between applying the digital control input and the output switching off. See Figure 31.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching. See Figure 32.

Off Isolation

A measure of unwanted signal coupling through an off switch. See Figure 25.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. See Figure 27.

Bandwidth

The frequency at which the output is attenuated by 3 dB. See Figure 26.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental. See Figure 28.

AC Power Supply Rejection Ratio (ACPSRR)

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

OUTLINE DIMENSIONS




Figure 33. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters




Figure 34. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions shown in millimeters

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option |
|--------------------|-------------------|---|----------------|
| ADG1604BRUZ | -40°C to +125°C | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG1604BRUZ-REEL | -40°C to +125°C | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG1604BRUZ-REEL7 | -40°C to +125°C | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG1604BCPZ-REEL | -40°C to +125°C | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-26 |
| ADG1604BCPZ-REEL7 | −40°C to +125°C | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-26 |

¹ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

ADG1604BRUZ-REEL ADG1604BRUZ-REEL7 ADG1604BRUZ ADG1604BCPZ-REEL ADG1604BCPZ-REEL7