#### SN74CBT16800C 20-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION SCDS117C – JANUARY 2003 – REVISED OCTOBER 2003

<ul> <li>Member of the Texas Instruments</li></ul>	DGG, DGV, OR	DL PACKAGE
Widebus™ Family	(TOP	VIEW)
<ul> <li>Undershoot Protection for Off-Isolation on A and B Ports Up To -2 V</li> </ul>	BIASV [ 1 1A1 [ 2	48 1 <u>0E</u>
<ul> <li>B-Port Outputs Are Precharged by Bias</li></ul>	1A2 [ 3	46 ] 1B1
Voltage (BIASV) to Minimize Signal	1A3 [ 4	45 ] 1B2
Distortion During Live Insertion and	1A4 [ 5	44 ] 1B3
Hot-Plugging	1A5 [ 6	43 ] 1B4
Supports PCI Hot Plug	1A6 🛛 7	42 <b>]</b> 1B5
<ul> <li>Bidirectional Data Flow, With Near-Zero</li></ul>	GND [ 8	41 ] GND
Propagation Delay	1A7 [ 9	40 ] 1B6
<ul> <li>Low ON-State Resistance (r<sub>on</sub>)</li> <li>Characteristics (r<sub>on</sub> = 3 Ω Typical)</li> </ul>	1A8 [] 10 1A9 [] 11	39 ] 1B7 38 ] 1B8
<ul> <li>Low Input/Output Capacitance Minimizes Loading and Signal Distortion</li> </ul>	1A10 [ 12 2A1 [ 13 2A2 [ 14	37 ] 1B9 36 ] 1B10 35 ] 2B1
<ul> <li>(C<sub>io(OFF)</sub> = 5.5 pF Typical)</li> <li>Data and Control Inputs Provide Undershoot Clamp Diodes</li> </ul>	V <sub>CC</sub> [ 15 2A3 [ 16 GND [ 17	34 2B2 33 2B3 32 GND
<ul> <li>Low Power Consumption</li></ul>	2A4 [ 18	31 2B4
(I <sub>CC</sub> = 3 μA Max)	2A5 [ 19	30 2B5
<ul> <li>V<sub>CC</sub> Operating Range From 4 V to 5.5 V</li> </ul>	2A6 🛛 20	29 🛛 2B6
<ul> <li>Data I/Os Support 0 to 5-V Signaling Levels</li></ul>	2A7 [ 21	28 2B7
(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)	2A8 [ 22	27 2B8
<ul> <li>Control Inputs Can Be Driven by TTL or</li></ul>	2A9 [ 23	26 2B9
5-V/3.3-V CMOS Outputs	2A10 [ 24	25 2B10

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

### description/ordering information

The SN74CBT16800C is a high-speed TTL-compatible FET bus switch with low ON-state resistance ( $r_{on}$ ), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT16800C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCDS117C - JANUARY 2003 - REVISED OCTOBER 2003

#### description/ordering information (continued)

The SN74CBT16800C is organized as two 10-bit bus switches with separate output-enable (10E, 20E) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When  $\overline{OE}$  is low, the associated 10-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 10-bit bus switch is OFF, and a high-impedance state exists between the A and B ports. The B port is precharged to BIASV through the equivalent of a 10-k $\Omega$  resistor when  $\overline{OE}$  is high, or if the device is powered down ( $V_{CC} = 0 V$ ).

During insertion (or removal) of a card into (or from) an active bus, the card's output voltage may be close to GND. When the connector pins make contact, the card's parasitic capacitance tries to force the bus signal to GND, creating a possible glitch on the active bus. This glitching effect can be reduced by using a bus switch with precharged bias voltage (BIASV) of the bus switch equal to the input threshold voltage level of the receivers on the active bus. This method will ensure that any glitch produced by insertion (or removal) of the card will not cross the input threshold region of the receivers on the active bus, minimizing the effects of live-insertion noise.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKA	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube SN74CBT16800CDL		007400000
	SSOP – DL	Tape and reel	SN74CBT16800CDLR	CBT16800C
-40°C to 85°C	TSSOP – DGG	Tube	SN74CBT16800CDGG	CBT16800C
	1330P - DGG	Tape and reel	SN74CBT16800CDGGR	CBII0800C
	TVSOP – DGV	Tape and reel	SN74CBT16800CDGVR	CY800C

#### ORDERING INFORMATION

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


	(each 10-bit bus switch)										
INPUT OE	INPUT/OUTPUT A	FUNCTION									
L	В	A port = B port									
н	Z	Disconnect B port = BIASV									

## **FUNCTION TABLE**




SCDS117C - JANUARY 2003 - REVISED OCTOBER 2003

logic diagram (positive logic)



simplified schematic, each FET switch (SW)



<sup>†</sup> EN is the internal enable signal applied to the switch.



SCDS117C - JANUARY 2003 - REVISED OCTOBER 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ $-0.5 \lor to 7 \lor$ Bias supply voltage range, BIASV $-0.5 \lor to 7 \lor$ Control input voltage range, $V_{IN}$ (see Notes 1 and 2) $-0.5 \lor to 7 \lor$ Switch I/O voltage range, $V_{I/O}$ (see Notes 1, 2, and 3) $-0.5 \lor to 7 \lor$ Control input clamp current, $I_{IK}$ ( $V_{IN} < 0$ ) $-50 \verb mA$ I/O port clamp current, $I_{I/OK}$ ( $V_{I/O} < 0$ ) $-50 \verb mA$ ON-state switch current, $I_{I/O}$ (see Note 4) $\pm 128 \verb mA$ Continuous current through $V_{CC}$ or GND terminals $\pm 100 \verb mA$	
Continuous current through V <sub>CC</sub> or GND terminals	
DGV package	
DL package	
Storage temperature range, T <sub>stg</sub> 65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- 4. If and I<sub>O</sub> are used to denote specific conditions for  $I_{I/O}$ .
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
VCC	Supply voltage	4	5.5	V
BIASV	Bias supply voltage	0	VCC	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	0.8	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
Т <sub>А</sub>	Operating free-air temperature	-40	85	°C

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. BIASV is a supply voltage, not a control input.



SCDS117C - JANUARY 2003 - REVISED OCTOBER 2003

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT
VIK	Control inputs	V <sub>CC</sub> = 4.5 V,	$V_{\rm CC} = 4.5 \text{ V}, \qquad I_{\rm IN} = -18 \text{ mA}$				-1.8	V
VIKU	Data inputs	V <sub>CC</sub> = 5 V,	0 mA > I <sub>I</sub> $\ge$ -50 mA, V <sub>IN</sub> = V <sub>CC</sub> or GND,	Switch OFF			-2	V
V <sub>O(USP)</sub> ‡	:	$V_{CC} = BIASV = 5 V,$	$I_I = -10 \text{ mA},$ $V_{IN} = V_{CC} \text{ or GND},$	Switch OFF	3			V
VO	B port	$V_{CC} = 0 V,$	$BIASV = V_X,$	IO = 0	V <sub>X</sub> -0.1		$V_{X}$	V
IIN	Control inputs	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC} \text{ or } GND$				±1	μΑ
IO	B port	V <sub>CC</sub> = 4.5 V,	$    BIASV = 2.4 V, \\ V_O = 0, $	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND		0.25		mA
IOZ§		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$ to 5.5 V, $V_{I} = 0$ ,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±10	μΑ
l <sub>off</sub>		$V_{CC} = 0,$	$V_{O} = 0$ to 5.5 V,	$V_{I} = 0$			10	μΑ
ICC		V <sub>CC</sub> = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC} \text{ or GND},$	Switch ON or OFF			3	μΑ
∆ICC¶	Control inputs	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at $V_{\mbox{CC}}$ or GND			2.5	mA
C <sub>in</sub>	Control inputs	$V_{IN} = 3 V \text{ or } 0$				4.5		pF
Cio(OFF)	A port	$V_{I/O} = 3 V \text{ or } 0,$	Switch OFF,	$V_{IN} = V_{CC}$ or GND		5.5		pF
C <sub>io(ON)</sub>		$V_{I/O} = 3 V \text{ or } 0,$	Switch ON,	$V_{IN} = V_{CC}$ or GND		15.5		pF
		$V_{CC} = 4 V$ , TYP at $V_{CC} = 4 V$	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		8	12	
ron <sup>#</sup>				I <sub>O</sub> = 64 mA		3	6	Ω
		$V_{CC} = 4.5 V$	V <sub>I</sub> = 0	I <sub>O</sub> = 30 mA		3	6	
			V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		5	10	

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_{I},\,V_{O},\,I_{I},\,\text{and}\,I_{O}$  refer to data pins.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$  (unless otherwise noted),  $T_A = 25^{\circ}C$ .

 $V_{O(USP)} = A$ -port undershoot static protection.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

 $\P$  This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.

<sup>#</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	TEST	FROM			V <sub>CC</sub> = 4 V		V <sub>CC</sub> = 5 V ± 0.5 V	
	CONDITIONS	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub>		A or B	B or A		0.24		0.15	ns
<sup>t</sup> PZH	BIASV = GND	OE	A or D		6.5	1.5	6	~~
tPZL	BIASV = 3 V	OE	A or B		6.5	1.5	6	ns
<sup>t</sup> PHZ	BIASV = GND	OE	A or B		6.5	1.5	6	ns
<sup>t</sup> PLZ	BIASV = 3 V	UE	AUB		6.5	1.5	6	115

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




SCDS117C - JANUARY 2003 - REVISED OCTOBER 2003


### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	сL	$v_\Delta$
<sup>t</sup> pd(s)	5 V ± 0.5 V 4 V	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> or GND V <sub>CC</sub> or GND	50 pF 50 pF	
<sup>t</sup> PLZ <sup>/t</sup> PZL	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	7 V 7 V	<b>500</b> Ω <b>500</b> Ω	GND GND	50 pF 50 pF	0.3 V 0.3 V
<sup>t</sup> PHZ <sup>/t</sup> PZH	$\begin{array}{c} 5 \text{ V} \pm 0.5 \text{ V} \\ 4 \text{ V} \end{array}$	Open Open	<b>500</b> Ω <b>500</b> Ω	VCC VCC	50 pF 50 pF	0.3 V 0.3 V



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PI 7}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tpzL and tpzH are the same as ten.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd(s)}$ . The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
  - H. All parameters and waveforms are not applicable to all devices.







6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CBT16800CDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16800C	Samples
SN74CBT16800CDL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBT16800C	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBT16800CDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

11-Mar-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBT16800CDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0

### **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated