



www.ti.com SLPS457 –NOVEMBER 2013

# **Dual 20 V N-Channel NexFET™ Power MOSFETs**

#### **FEATURES**

- Common Source Connection
- Low Drain to Drain On-Resistance
- Space Saving SON 3.3 x 3.3 mm Plastic Package
- Optimized for 5 V Gate Drive
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- RoHS Compliant
- Halogen Free


#### **APPLICATIONS**

 Adaptor or USB Input Protection for Notebook PCs and Tablets


#### DESCRIPTION

The CSD85312Q3E is a 20 V common-source, dual N-channel device designed for adaptor or USB input protection. This SON 3.3 x 3.3 mm device has low drain to drain on-resistance that minimizes losses and offers low component count for space constrained multi-cell battery charging applications.





## **Circuit Image**



#### PRODUCT SUMMARY

T <sub>A</sub> = 25°	С	TYPICAL VA	UNIT	
$V_{DS}$	Drain to Source Voltage	20	V	
$Q_g$	Gate Charge Total (4.5 V)	11.7	nC	
$Q_{gd}$	Gate Charge Gate to Drain	1.6	nC	
0	Drain to Drain On Resistance	V <sub>GS</sub> = 4.5 V	11.7	mΩ
R <sub>DD(on)</sub>	(Q1 + Q2)	V <sub>GS</sub> = 8 V 10.3		mΩ
V <sub>GS(th)</sub>	Threshold Voltage	1.1	V	


#### **ORDERING INFORMATION**

Device	Package	Media	Qty	Ship	
CSD85312Q3E	SON 3.3 x 3.3 mm Plastic Package	13 Inch Reel	2500	Tape and Reel	

#### **ABSOLUTE MAXIMUM RATINGS**

T <sub>A</sub> = 2	5°C	VALUE	UNIT						
$V_{DS}$	Drain to Source Voltage	20	V						
$V_{GS}$	Gate to Source Voltage	+10/-8	V						
	Continuous Drain Current (Package Limited)	39	Α						
I <sub>D</sub>	Continuous Drain Current (1)	12	Α						
I <sub>DM</sub>	Pulsed Drain Current (2)	76	Α						
$P_D$	Power Dissipation	2.5	W						
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	–55 to 150	°C						
E <sub>AS</sub>	Avalanche Energy, Single Pulse I <sub>D</sub> = 38 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$	72	mJ						

- (1) Typical  $R_{\theta JA}$  =63°C/W on 1 inch² (2 oz.) on 0.060 inch thick FR4PCB
- (2) Pulse duration ≤ 300 µs, duty cycle ≤ 2%





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLPS457-NOVEMBER 2013 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static CI	naracteristics					
BV <sub>DSS</sub>	Drain to Source Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = +10/-8 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	0.85	1.10	1.40	V
D	Drain to Drain On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		11.7	14.0	mΩ
R <sub>DD(on)</sub>	(Q1 + Q2)	$V_{GS} = 8 \text{ V}, I_D = 10 \text{ A}$		10.3	12.4	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10 A		99		S
Dynamic	: Characteristics <sup>(1)</sup>					
C <sub>iss</sub>	Input Capacitance			1840	2390	рF
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 10 V, f = 1 MHz		492	640	рF
C <sub>rss</sub>	Reverse Transfer Capacitance			31	40	pF
$R_G$	Series Gate Resistance			5.5	11	Ω
Qg	Gate Charge Total (4.5 V)			11.7	15.2	nC
$Q_{gd}$	Gate Charge Gate to Drain	V 40 V I 40 A		1.6		nC
$Q_{gs}$	Gate Charge Gate to Source	$V_{DS} = 10 \text{ V}, I_{D} = 10 \text{ A}$		3.5		nC
Q <sub>g(th)</sub>	Gate Charge at Vth			1.8		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V		8.9		nC
t <sub>d(on)</sub>	Turn On Delay Time			11		ns
t <sub>r</sub>	Rise Time	V 40 V V 45 V L 40 A B 20		27		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{DS} = 10 \text{ A}, R_G = 2 \Omega$		24		ns
t <sub>f</sub>	Fall Time			6		ns
Diode C	haracteristics <sup>(1)</sup>		•		'	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 10 A, V <sub>GS</sub> = 0 V		0.8	1	V
Q <sub>rr</sub>	Reverse Recovery Charge			15		nC
t <sub>rr</sub>	Reverse Recovery Time	$V_{DS}$ = 10 V, I <sub>F</sub> = 10 A, di/dt = 300 A/ $\mu$ s		23		ns

<sup>(1)</sup> All Dynamic and Diode Characteristics were measured with respect to one of the two drains, with the other left floating.

#### THERMAL CHARACTERISTICS

(T<sub>A</sub> = 25°C unless otherwise stated)


	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case <sup>(1)</sup>			3.0	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient <sup>(1)(2)</sup>			63	°C/W

 $R_{\theta JC}$  is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2-oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.


RUMENTS



www.ti.com SLPS457 – NOVEMBER 2013



Max  $R_{\theta JA} = 63^{\circ} C/W$  when mounted on 1 inch² (6.45 cm²) of 2 oz. (0.071 mm thick) Cu.



Max  $R_{\theta JA} = 150^{\circ} C/W$  when mounted on a minimum pad area of 2 oz. (0.071 mm thick) Cu.

## TYPICAL MOSFET CHARACTERISTICS

(T<sub>A</sub> = 25°C unless otherwise stated)




Figure 1. Transient Thermal Impedance

SLPS457-NOVEMBER 2013 www.ti.com

# **NSTRUMENTS**

# **TYPICAL MOSFET CHARACTERISTICS (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 




Figure 2. Saturation Characteristics





Figure 3. Transfer Characteristics






Figure 5. Capacitance




Figure 6. Threshold Voltage vs. Temperature




Figure 7. On-State Resistance vs. Gate-to-Source Voltage



www.ti.com SLPS457 –NOVEMBER 2013

# **TYPICAL MOSFET CHARACTERISTICS (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 




Figure 8. Normalized On-State Resistance vs. Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching






Figure 12. Maximum Drain Current vs. Temperature




#### **MECHANICAL DATA**

# CSD85312Q3E Package Dimensions








**Table 1. Pin Configuration** 


Position	Designation
Pin 1 – 3	Drain 1
Pin 4	No Connect
Pin 5	Gate
Pin 6 – 8	Drain 2
Pin 9 (Thermal Pad)	Source

www.ti.com SLPS457 –NOVEMBER 2013

#### **Recommended PCB Pattern**



# **Recommended Stencil Opening**




- 1. All Dimensions are in millimeters (inches)
- 2. Stencil Opening Thickness 4 mils

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.



# **Q3E Tape and Reel Information**



#### Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm IN 100 mm, noncumulative over 250 mm
- 3. Material:black static dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and Convection) PbF Reflow Compatible



# PACKAGE OPTION ADDENDUM

9-Jun-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD85312Q3E	ACTIVE	VSON	DPA	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 150	85312E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Dec-2018

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD85312Q3E	VSON	DPA	8	2500	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q2

www.ti.com 13-Dec-2018



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CSD85312Q3E	VSON	DPA	8	2500	367.0	367.0	35.0	

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated