


Vishay Siliconix

### **Power MOSFET**

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	400			
R <sub>DS(on)</sub> (Ω)	V <sub>GS</sub> = 10 V 0.55			
Q <sub>g</sub> (Max.) (nC)	39			
Q <sub>gs</sub> (nC)	10			
Q <sub>gd</sub> (nC)	19			
Configuration	Single			



#### **FEATURES**

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30 V V<sub>GS</sub> Rating
- Reduced C<sub>iss</sub>, C<sub>oss</sub>, C<sub>rss</sub>
- Extremely High Frequency Operation
- Repetitive Avalanche Rated
- Compliant to RoHS Directive 2002/95/EC



### **DESCRIPTION**

This new series of low charge Power MOSFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing the new LCDMOS technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new Low Charge MOSFETs.

These device improvements combined with the proven ruggedness and reliability that are characteristic of Power MOSFETs ofter the designer a new standard in power transistors for switching applications.

ORDERING INFORMATION		
Package	TO-220AB	
Lead (Pb)-free	IRF740LCPbF	
Leau (FD)-ilee	SiHF740LC-E3	
SnPb	IRF740LC	
SHED	SiHF740LC	

ABSOLUTE MAXIMUM RATINGS (TC	= 25 °C, unless otherwis	se noted)			
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		$V_{DS}$	400	V	
Gate-Source Voltage		$V_{GS}$	± 30	7 v	
Continuous Drain Current	$V_{GS}$ at 10 V $T_C = 25 ^{\circ}C$	I-	10		
Continuous Drain Current	T <sub>C</sub> = 100 °C	I <sub>D</sub>	6.3	Α	
Pulsed Drain Current <sup>a</sup>		I <sub>DM</sub>	32	1	
Linear Derating Factor			1.0	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	520	mJ	
Repetitive Avalanche Current <sup>a</sup>		I <sub>AR</sub>	10	А	
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	13	mJ	
Maximum Power Dissipation $T_C = 25  ^{\circ}C$		$P_{D}$	125	W	
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	4.0	V/ns	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature) for 10 s			300 <sup>d</sup>		
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in	
	0-02 OF IVIS SCIEW		1.1	N⋅m	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD} = 50$  V, starting  $T_J = 25$  °C, L = 9.1 mH,  $R_q = 25$   $\Omega$ ,  $I_{AS} = 10$  A (see fig. 12).
- c.  $I_{SD} \le 10$  A,  $dI/dt \le 120$  A/ $\mu$ s,  $V_{DD} \le V_{DS}$ ,  $T_{J} \le 150$  °C.
- d. 1.6 mm from case.

<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply

# IRF740LC, SiHF740LC

# Vishay Siliconix



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62	
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.50	-	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	1.0	

PARAMETER	SYMBOL	TEST (	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0$	) V, I <sub>D</sub> = 250 μA	400	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I <sub>D</sub> = 1 mA	-	0.76	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$		2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA
Zoro Cata Valtago Drain Current	1	V <sub>DS</sub> = 4	00 V, V <sub>GS</sub> = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 320 V, \	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	=.	250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6.0 A <sup>b</sup>	-	=	0.55	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> = 5	60 V, I <sub>D</sub> = 6.0 A <sup>b</sup>	3.0	=	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	V	$t_{GS} = 0 \text{ V},$	1	1100	-	
Output Capacitance	C <sub>oss</sub>	V <sub>I</sub>	<sub>DS</sub> = 25 V,	1	190	-	pF
Reverse Transfer Capacitance	$C_{rss}$	f = 1.0	MHz, see fig. 5	1	18	-	
Total Gate Charge	$Q_g$		10.4.1/ 0001/	ı	-	39	
Gate-Source Charge	$Q_{gs}$	V <sub>GS</sub> = 10 V	$I_D = 10 \text{ A}, V_{DS} = 320 \text{ V}$ see fig. 6 and 13 <sup>b</sup>	-	-	10	nC
Gate-Drain Charge	$Q_{gd}$		see lig. 6 and 13°	-	-	19	
Turn-On Delay Time	t <sub>d(on)</sub>			-	11	-	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> = 2	00 V I <sub>D</sub> = 10 A	-	31	-	1
Turn-Off Delay Time	t <sub>d(off)</sub>			-	25	-	ns
Fall Time	t <sub>f</sub>	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		-			
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from		-	4.5	-	mll
Internal Source Inductance	L <sub>S</sub>	package and cer die contact	nter of	-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	showing the	MOSFET symbol showing the		-	10	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	integral reverse p - n junction did	ode specification of the speci	-	-	32	A
Body Diode Voltage	$V_{SD}$	T <sub>J</sub> = 25 °C, I	<sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V <sup>b</sup>	-	-	2.0	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 25 °C I	10 A, dl/dt = 100 A/μs <sup>b</sup>	-	380	570	ns
Body Diode Reverse Recovery Charge	$Q_{rr}$	1J - 25 O, IF =	10 A, α/αι = 100 A/μS	-	2.8	4.2	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-	on time is negligible (turn	on is do	minated b	ov I e and	12)

### **Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C




Fig. 2 - Typical Output Characteristics, T<sub>C</sub> = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

## Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

## Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



### Peak Diode Recovery dV/dt Test Circuit





\* V<sub>GS</sub> = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91053.





## TO-220-1



DIM.	MILLIN	METERS	INCHES		
	MIN.	MAX.	MIN.	MAX.	
Α	4.24	4.65	0.167	0.183	
b	0.69	1.02	0.027	0.040	
b(1)	1.14	1.78	0.045	0.070	
С	0.36	0.61	0.014	0.024	
D	14.33	15.85	0.564	0.624	
Е	9.96	10.52	0.392	0.414	
е	2.41	2.67	0.095	0.105	
e(1)	4.88	5.28	0.192	0.208	
F	1.14	1.40	0.045	0.055	
H(1)	6.10	6.71	0.240	0.264	
J(1)	2.41	2.92	0.095	0.115	
L	13.36	14.40	0.526	0.567	
L(1)	3.33	4.04	0.131	0.159	
ØР	3.53	3.94	0.139	0.155	
Q	2.54	3.00	0.100	0.118	

#### Note

 $\bullet$   $M^{\star}=0.052$  inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM



Revison: 14-Dec-15 1 Document Number: 66542



## **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

IRF740L IRF740LC IRF740LCS IRF740LCPBF