


- **High-Performance Fixed-Point Digital Signal Processor (DSP) TMS320C6201**
 - 5-ns Instruction Cycle Time
 - 200-MHz Clock Rate
 - Eight 32-Bit Instructions/Cycle
 - 1600 MIPS
- **VelociTI™ Advanced Very Long Instruction Word (VLIW) TMS320C62x™ DSP CPU Core**
 - Eight Independent Functional Units:
 - Six ALUs (32-/40-Bit)
 - Two 16-Bit Multipliers (32-Bit Results)
 - Load-Store Architecture With 32 32-Bit General-Purpose Registers
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- **Instruction Set Features**
 - Byte-Addressable (8-, 16-, 32-Bit Data)
 - 32-Bit Address Range
 - 8-Bit Overflow Protection
 - Saturation
 - Bit-Field Extract, Set, Clear
 - Bit-Counting
 - Normalization
- **1M-Bit On-Chip SRAM**
 - 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
 - 512K-Bit Dual-Access Internal Data (64K Bytes) Organized as Two Blocks for Improved Concurrency
- **32-Bit External Memory Interface (EMIF)**
 - Glueless Interface to Asynchronous Memories: SRAM and EPROM
 - Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
- **Four-Channel Bootloading Direct-Memory-Access (DMA) Controller with an Auxiliary Channel**
- **16-Bit Host-Port Interface (HPI)**
 - Access to Entire Memory Map

**GJC/GJL
352-PIN BALL GRID ARRAY (BGA) PACKAGES
(BOTTOM VIEW)**



- **Two Multichannel Buffered Serial Ports (McBSPs)**
 - Direct Interface to T1/E1, MVIP, SCSPA Framers
 - ST-Bus-Switching Compatible
 - Up to 256 Channels Each
 - AC97-Compatible
 - Serial Peripheral Interface (SPI) Compatible (Motorola™)
- **Two 32-Bit General-Purpose Timers**
- **Flexible Phase-Locked Loop (PLL) Clock Generator**
- **IEEE-1149.1 (JTAG†) Boundary-Scan Compatible**
- **352-Pin BGA Package (GJC Suffix)**
- **352-Pin BGA Package (GJL Suffix)**
- **CMOS Technology**
 - 0.18-μm/5-Level Metal Process
- **3.3-V I/Os, 1.8-V Internal**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI and TMS320C62x are trademarks of Texas Instruments.

Motorola is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 2004, Texas Instruments Incorporated

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004

Table of Contents

| | | | |
|---|----|--|----|
| GJC/GJL BGA packages (bottom view) | 1 | parameter measurement information | 30 |
| description | 2 | input and output clocks | 31 |
| device characteristics | 3 | asynchronous memory timing | 33 |
| functional and CPU (DSP core) block diagram | 4 | synchronous-burst memory timing | 35 |
| CPU (DSP core) description | 5 | synchronous DRAM timing | 39 |
| signal groups description | 7 | HOLD/HOLDA timing | 43 |
| signal descriptions | 9 | reset timing | 44 |
| development support | 20 | external interrupt timing | 46 |
| documentation support | 23 | host-port interface timing | 47 |
| clock PLL | 24 | multichannel buffered serial port timing | 50 |
| power-down mode logic | 25 | DMAC, timer, power-down timing | 61 |
| power-supply sequencing | 27 | JTAG test-port timing | 62 |
| absolute maximum ratings over operating case temperature ranges | 28 | revision history | 63 |
| recommended operating conditions | 28 | thermal/mechanical data | 64 |
| electrical characteristics over recommended ranges of supply voltage and operating case temperature | 29 | | |

description

The TMS320C62x™ DSPs (including the TMS320C6201†) are the fixed-point DSP family in the TMS320C6000™ DSP platform. The C6201 device is based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications. With performance of up to 1600 MIPS at a clock rate of 200 MHz, the C6201 offers cost-effective solutions to high-performance DSP programming challenges. The C6201 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. The processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6201 can produce two multiply-accumulates (MACs) per cycle—for a total of 466 million MACs per second (MMACS). The C62x™ DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6201 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped program space. Data memory of the C6201 consists of two 32K-byte blocks of RAM for improved concurrency. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C62x™ DSP has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TMS320C6000 and C62x are trademarks of Texas Instruments.

Windows is a registered trademark of the Microsoft Corporation.

† The TMS320C6201 device shall be referred to as C6201 throughout the remainder of this document.



device characteristics

Table 1 provides an overview of the C6201 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count.

Table 1. Characteristics of the C6201 Processor

| HARDWARE FEATURES | | C6201 (FIXED-POINT DSP) |
|---------------------|--|--|
| Peripherals | EMIF | 1 |
| | DMA | 1 |
| | HPI | 1 |
| | McBSPs | 2 |
| | 32-Bit Timers | 2 |
| On-Chip Memory | Size (Bytes) | 72K |
| | Organization | 512-Kbit Program Memory 512-Kbit Data Memory (organized as two blocks) |
| CPU ID+Rev ID | Control Status Register (CSR.[31:16]) | 0x0002 |
| Frequency | MHz | 200 |
| Cycle Time | ns | 5 ns (C6201-200) |
| Voltage | Core (V) | 1.8 |
| | I/O (V) | 3.3 |
| PLL Options | CLKIN frequency multiplier | Bypass (x1), x4 |
| BGA Packages | 27 x 27 mm | 352-Pin BGA (GJL) |
| | 35 x 35 mm | 352-Pin BGA (GJC) |
| Process Technology | μm | 0.18 μm |
| Product Status | Product Preview (PP) Advance Information (AI) Production Data (PD) | PD |
| Device Part Numbers | (For more details on the C6000™ DSP part numbering, see Figure 4) | TMS320C6201GJC200 TMS320C6201GJCA200 TMS320C6201GJL200 TMS320C6201GJLA200 |


C6000 is a trademark of Texas Instruments.



TMS320C6201 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

functional and CPU (DSP core) block diagram



CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see functional and CPU (DSP core) block diagram and Figure 1]. The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically “true”). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are “linked” together by “1” bits in the least significant bit (LSB) position of the instructions. The instructions that are “chained” together for simultaneous execution (up to eight in total) compose an execute packet. A “0” in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

TMS320C6201 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

CPU (DSP core) description (continued)




Figure 1. TMS320C62x CPU (DSP Core) Data Paths

signal groups description




Figure 2. CPU (DSP Core) and Peripheral Signals

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

signal groups description (continued)




Figure 3. Peripheral Signals

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|--------------------------|---------|------|-------|--|
| | GJC | GJL | | |
| CLOCK/PLL | | | | |
| CLKIN | C10 | B9 | I | Clock Input |
| CLKOUT1 | AF22 | AC18 | O | Clock output at full device speed |
| CLKOUT2 | AF20 | AC16 | O | Clock output at half of device speed |
| CLKMODE1 | C6 | D8 | I | Clock mode selects <input type="checkbox"/> Selects whether the CPU clock frequency = input clock frequency x4 or x1 For more details on the GJC and GJL CLKMODE pins and the PLL multiply factors, see the <i>Clock PLL</i> section of this data sheet. |
| CLKMODE0 | C5 | C7 | | |
| PLLFREQ3 | A9 | A9 | I | PLL frequency range (3, 2, and 1) <input type="checkbox"/> The target range for CLKOUT1 frequency is determined by the 3-bit value of the PLLFREQ pins. |
| PLLFREQ2 | D11 | D11 | | |
| PLLFREQ1 | B10 | B10 | | |
| PLLVS‡ | D12 | B11 | A§ | PLL analog V _{CC} connection for the low-pass filter |
| PLLGS‡ | C12 | C12 | A§ | PLL analog GND connection for the low-pass filter |
| PLLF | A11 | D12 | A§ | PLL low-pass filter connection to external components and a bypass capacitor |
| JTAG EMULATION | | | | |
| TMS | L3 | L3 | I | JTAG test port mode select (features an internal pullup) |
| TDO | W2 | U4 | O/Z | JTAG test port data out |
| TDI | R4 | T2 | I | JTAG test port data in (features an internal pullup) |
| TCK | R3 | R3 | I | JTAG test port clock |
| TRST | T1 | R4 | I | JTAG test port reset (features an internal pulldown) |
| EMU1 | Y1 | V3 | I/O/Z | Emulation pin 1, pullup with a dedicated 20-kΩ resistor¶ |
| EMU0 | W3 | W2 | I/O/Z | Emulation pin 0, pullup with a dedicated 20-kΩ resistor¶ |
| RESET AND INTERRUPTS | | | | |
| RESET | K2 | K2 | I | Device reset |
| NMI | L2 | L2 | I | Nonmaskable interrupt <input type="checkbox"/> Edge-driven (rising edge) |
| EXT_INT7 | U3 | U2 | I | External interrupts <input type="checkbox"/> Edge-driven <input type="checkbox"/> Polarity independently selected via the external interrupt polarity register bits (EXTPOL[3:0]) |
| EXT_INT6 | V2 | T4 | | |
| EXT_INT5 | W1 | V1 | | |
| EXT_INT4 | U4 | V2 | | |
| IACK | Y2 | Y1 | O | Interrupt acknowledge for all active interrupts serviced by the CPU |
| INUM3 | AA1 | V4 | O | Active interrupt identification number <input type="checkbox"/> Valid during IACK for all active interrupts (not just external) <input type="checkbox"/> Encoding order follows the interrupt-service fetch-packet ordering |
| INUM2 | W4 | Y2 | | |
| INUM1 | AA2 | AA1 | | |
| INUM0 | AB1 | W4 | | |
| LITTLE ENDIAN/BIG ENDIAN | | | | |
| LENDIAN | H3 | G2 | I | If high, LENDIAN selects little-endian byte/half-word addressing order within a word If low, LENDIAN selects big-endian addressing |
| POWER-DOWN STATUS | | | | |
| PD | D3 | E2 | O | Power-down mode 2 or 3 (active if high) |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

‡ PLLV and PLLG are not part of external voltage supply or ground. See the *clock PLL* section for information on how to connect these pins.

§ A = Analog Signal (PLL Filter)

¶ For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-kΩ resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-kΩ resistor.



TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|---------------------------|---------|-----|-------|---|
| | GJC | GJL | | |
| HOST-PORT INTERFACE (HPI) | | | | |
| HINT | H26 | J26 | O | Host interrupt (from DSP to host) |
| HCNTL1 | F23 | G24 | I | Host control - selects between control, address, or data registers |
| HCNTL0 | D25 | F25 | I | Host control - selects between control, address, or data registers |
| HHWIL | C26 | E26 | I | Host half-word select - first or second half-word (not necessarily high or low order) |
| HBE1 | E23 | F24 | I | Host byte select within word or half-word |
| HBE0 | D24 | E25 | I | Host byte select within word or half-word |
| HR/W | C23 | B22 | I | Host read or write select |
| HD15 | B13 | A12 | I/O/Z | Host-port data (used for transfer of data, address, and control) |
| HD14 | B14 | D13 | | |
| HD13 | C14 | C13 | | |
| HD12 | B15 | D14 | | |
| HD11 | D15 | B15 | | |
| HD10 | B16 | C15 | | |
| HD9 | A17 | D15 | | |
| HD8 | B17 | B16 | | |
| HD7 | D16 | C16 | | |
| HD6 | B18 | B17 | | |
| HD5 | A19 | D16 | | |
| HD4 | C18 | A18 | | |
| HD3 | B19 | B18 | | |
| HD2 | C19 | D17 | | |
| HD1 | B20 | C18 | | |
| HD0 | B21 | A20 | | |
| HAS | C22 | C20 | I | Host address strobe |
| HCS | B23 | B21 | I | Host chip select |
| HDS1 | D22 | C21 | I | Host data strobe 1 |
| HDS2 | A24 | D20 | I | Host data strobe 2 |
| HRDY | J24 | J25 | O | Host ready (from DSP to host) |
| BOOT MODE | | | | |
| BOOTMODE4 | D8 | C8 | I | Boot mode |
| BOOTMODE3 | B4 | B6 | | |
| BOOTMODE2 | A3 | D7 | | |
| BOOTMODE1 | D5 | C6 | | |
| BOOTMODE0 | C4 | B5 | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|--|---------|------|-------|---|
| | GJC | GJL | | |
| EMIF - CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY | | | | |
| $\overline{CE3}$ | AE22 | AD20 | O/Z | Memory space enables <input type="checkbox"/> Enabled by bits 24 and 25 of the word address <input type="checkbox"/> Only one asserted during any external data access |
| $\overline{CE2}$ | AD26 | AA24 | | |
| $\overline{CE1}$ | AB24 | AB26 | | |
| $\overline{CE0}$ | AC26 | AA25 | | |
| $\overline{BE3}$ | AB25 | Y24 | O/Z | Byte-enable control <input type="checkbox"/> Decoded from the two lowest bits of the internal address <input type="checkbox"/> Byte-write enables for most types of memory <input type="checkbox"/> Can be directly connected to SDRAM read and write mask signal (SDQM) |
| $\overline{BE2}$ | AA24 | W23 | | |
| $\overline{BE1}$ | Y23 | AA26 | | |
| $\overline{BE0}$ | AA26 | W25 | | |
| EMIF - ADDRESS | | | | |
| EA21 | J26 | K25 | O/Z | External address (word address) |
| EA20 | K25 | L24 | | |
| EA19 | L24 | L25 | | |
| EA18 | K26 | M23 | | |
| EA17 | M26 | M25 | | |
| EA16 | M25 | M24 | | |
| EA15 | P25 | N23 | | |
| EA14 | P24 | P24 | | |
| EA13 | R25 | P23 | | |
| EA12 | T26 | R25 | | |
| EA11 | R23 | R24 | | |
| EA10 | U26 | R23 | | |
| EA9 | U25 | T25 | | |
| EA8 | T23 | T24 | | |
| EA7 | V26 | U25 | | |
| EA6 | V25 | T23 | | |
| EA5 | W26 | V26 | | |
| EA4 | V24 | V25 | | |
| EA3 | W25 | U23 | | |
| EA2 | Y26 | V24 | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|------------------------------------|---------|------|-------|-----------------------------------|
| | GJC | GJL | | |
| EMIF - DATA | | | | |
| ED31 | AB2 | Y3 | I/O/Z | External data |
| ED30 | AC1 | AA2 | | |
| ED29 | AA4 | AB1 | | |
| ED28 | AD1 | AA3 | | |
| ED27 | AC3 | AB2 | | |
| ED26 | AD4 | AE5 | | |
| ED25 | AF3 | AD6 | | |
| ED24 | AE4 | AC7 | | |
| ED23 | AD5 | AE6 | | |
| ED22 | AF4 | AD7 | | |
| ED21 | AE5 | AC8 | | |
| ED20 | AD6 | AD8 | | |
| ED19 | AE6 | AC9 | | |
| ED18 | AD7 | AF7 | | |
| ED17 | AC8 | AD9 | | |
| ED16 | AF7 | AC10 | | |
| ED15 | AD9 | AE9 | | |
| ED14 | AD10 | AF9 | | |
| ED13 | AF9 | AC11 | | |
| ED12 | AC11 | AE10 | | |
| ED11 | AE10 | AD11 | | |
| ED10 | AE11 | AE11 | | |
| ED9 | AF11 | AC12 | | |
| ED8 | AE14 | AD12 | | |
| ED7 | AF15 | AE12 | | |
| ED6 | AE15 | AC13 | | |
| ED5 | AF16 | AD14 | | |
| ED4 | AC15 | AC14 | | |
| ED3 | AE17 | AE15 | | |
| ED2 | AF18 | AD15 | | |
| ED1 | AF19 | AE16 | | |
| ED0 | AC17 | AD16 | | |
| EMIF - ASYNCHRONOUS MEMORY CONTROL | | | | |
| ARE | Y24 | V23 | O/Z | Asynchronous memory read enable |
| AOE | AC24 | AB25 | O/Z | Asynchronous memory output enable |
| AWE | AD23 | AE22 | O/Z | Asynchronous memory write enable |
| ARDY | W23 | Y26 | I | Asynchronous memory ready input |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|--|---------|------|-------|--|
| | GJC | GJL | | |
| EMIF - SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL | | | | |
| SSADS | AC20 | AD19 | O/Z | SBSRAM address strobe |
| SSOE | AF21 | AD18 | O/Z | SBSRAM output enable |
| SSWE | AD19 | AF18 | O/Z | SBSRAM write enable |
| SSCLK | AD17 | AC15 | O | SBSRAM clock |
| EMIF - SYNCHRONOUS DRAM (SDRAM) CONTROL | | | | |
| SDA10 | AD21 | AC19 | O/Z | SDRAM address 10 (separate for deactivate command) |
| SDRAS | AF24 | AD21 | O/Z | SDRAM row-address strobe |
| SDCAS | AD22 | AC20 | O/Z | SDRAM column-address strobe |
| SDWE | AF23 | AE21 | O/Z | SDRAM write enable |
| SDCLK | AE20 | AC17 | O | SDRAM clock |
| EMIF - BUS ARBITRATION | | | | |
| HOLD | AA25 | Y25 | I | Hold request from the host |
| HOLDA | A7 | C9 | O | Hold-request acknowledge to the host |
| TIMER1 | | | | |
| TOUT1 | H24 | K23 | O | Timer 1 or general-purpose output |
| TINP1 | K24 | L23 | I | Timer 1 or general-purpose input |
| TIMER0 | | | | |
| TOUT0 | M4 | M4 | O | Timer 0 or general-purpose output |
| TINP0 | K4 | H2 | I | Timer 0 or general-purpose input |
| DMA ACTION COMPLETE STATUS | | | | |
| DMAC3 | D2 | E1 | O | DMA action complete |
| DMAC2 | F4 | F2 | | |
| DMAC1 | D1 | G3 | | |
| DMAC0 | E2 | H4 | | |
| MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) | | | | |
| CLKS1 | E25 | F26 | I | External clock source (as opposed to internal) |
| CLKR1 | H23 | H25 | I/O/Z | Receive clock |
| CLKX1 | F26 | J24 | I/O/Z | Transmit clock |
| DR1 | D26 | H23 | I | Receive data |
| DX1 | G23 | G25 | O/Z | Transmit data |
| FSR1 | E26 | J23 | I/O/Z | Receive frame sync |
| FSX1 | F25 | G26 | I/O/Z | Transmit frame sync |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|--|---------|------|-------|--|
| | GJC | GJL | | |
| MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0) | | | | |
| CLKS0 | L4 | L4 | I | External clock source (as opposed to internal) |
| CLKR0 | M2 | M2 | I/O/Z | Receive clock |
| CLKX0 | L1 | M3 | I/O/Z | Transmit clock |
| DR0 | J1 | J1 | I | Receive data |
| DX0 | R1 | P4 | O/Z | Transmit data |
| FSR0 | P4 | N3 | I/O/Z | Receive frame sync |
| FSX0 | P3 | N4 | I/O/Z | Transmit frame sync |
| RESERVED FOR TEST | | | | |
| RSV0 | T2 | T3 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV1 | G2 | F1 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV2 | C11 | C11 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV3 | B9 | D10 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV4 | A6 | D9 | I | Reserved for testing, <i>pulldown</i> with a dedicated 20-kΩ resistor |
| RSV5 | C8 | A7 | O | Reserved (leave unconnected, <i>do not</i> connect to power or ground) |
| RSV6 | C21 | D18 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV7 | B22 | C19 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV8 | A23 | D19 | I | Reserved for testing, pullup with a dedicated 20-kΩ resistor |
| RSV9 | E4 | F3 | O | Reserved (leave unconnected, <i>do not</i> connect to power or ground) |
| UNCONNECTED PINS | | | | |
| NC | A8 | AF20 | | Unconnected pins |
| | B8 | AE18 | | |
| | C9 | AE17 | | |
| | D10 | - | | |
| | D21 | - | | |
| | G1 | J4 | | |
| | H1 | J3 | | |
| | H2 | G1 | | |
| | J2 | K4 | | |
| | K3 | J2 | | |
| | R2 | R2 | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

TMS320C6201
FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|---------------------------|---------|------|-------|----------------------|
| | GJC | GJL | | |
| 3.3-V SUPPLY VOLTAGE PINS | | | | |
| DV _{DD} | A10 | A5 | S | 3.3-V supply voltage |
| | A15 | A11 | | |
| | A18 | A16 | | |
| | A21 | A22 | | |
| | A22 | B7 | | |
| | B7 | B8 | | |
| | C1 | B19 | | |
| | D17 | B20 | | |
| | F3 | C10 | | |
| | G24 | C14 | | |
| | G25 | C17 | | |
| | H25 | G4 | | |
| | J25 | G23 | | |
| | L25 | H3 | | |
| | M3 | H24 | | |
| | N3 | K3 | | |
| | N23 | K24 | | |
| | R26 | L1 | | |
| | T24 | L26 | | |
| | U24 | N24 | | |
| | W24 | P3 | | |
| | Y4 | T1 | | |
| | AB3 | T26 | | |
| | AB4 | U3 | | |
| | AB26 | U24 | | |
| | AC6 | W3 | | |
| | AC10 | W24 | | |
| | AC19 | Y4 | | |
| | AC21 | Y23 | | |
| | AC22 | AD10 | | |
| | AC25 | AD13 | | |
| | AD11 | AD17 | | |
| | AD13 | AE7 | | |
| | AD15 | AE8 | | |
| AD18 | AE19 | | | |
| AE18 | AE20 | | | |
| AE21 | AF5 | | | |
| AF5 | AF11 | | | |
| AF6 | AF16 | | | |
| AF17 | AF22 | | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|---------------------------|---------|------|-------|----------------------|
| | GJC | GJL | | |
| 1.8-V SUPPLY VOLTAGE PINS | | | | |
| CV _{DD} | A5 | A1 | S | 1.8-V supply voltage |
| | A12 | A2 | | |
| | A16 | A3 | | |
| | A20 | A24 | | |
| | B2 | A25 | | |
| | B6 | A26 | | |
| | B11 | B1 | | |
| | B12 | B2 | | |
| | B25 | B3 | | |
| | C3 | B24 | | |
| | C15 | B25 | | |
| | C20 | B26 | | |
| | C24 | C1 | | |
| | D4 | C2 | | |
| | D6 | C3 | | |
| | D7 | C4 | | |
| | D9 | C23 | | |
| | D14 | C24 | | |
| | D18 | C25 | | |
| | D20 | C26 | | |
| | D23 | D3 | | |
| | E1 | D4 | | |
| | F1 | D5 | | |
| | H4 | D22 | | |
| | J4 | D23 | | |
| | J23 | D24 | | |
| | K1 | E4 | | |
| | K23 | E23 | | |
| | M1 | AB4 | | |
| | M24 | AB23 | | |
| | N4 | AC3 | | |
| | N25 | AC4 | | |
| P2 | AC5 | | | |
| P23 | AC22 | | | |
| T3 | AC23 | | | |
| T4 | AC24 | | | |
| U1 | AD1 | | | |
| V4 | AD2 | | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



TMS320C6201
FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|---------------------------------------|---------|------|-------|----------------------|
| | GJC | GJL | | |
| 1.8-V SUPPLY VOLTAGE PINS (CONTINUED) | | | | |
| CV _{DD} | V23 | AD3 | S | 1.8-V supply voltage |
| | AC4 | AD4 | | |
| | AC9 | AD23 | | |
| | AC12 | AD24 | | |
| | AC13 | AD25 | | |
| | AC18 | AD26 | | |
| | AC23 | AE1 | | |
| | AD3 | AE2 | | |
| | AD8 | AE3 | | |
| | AD14 | AE24 | | |
| | AD24 | AE25 | | |
| | AE2 | AE26 | | |
| | AE8 | AF1 | | |
| | AE12 | AF2 | | |
| | AE25 | AF3 | | |
| | AF12 | AF24 | | |
| | - | AF25 | | |
| | - | AF26 | | |
| GROUND PINS | | | | |
| V _{SS} | A1 | A4 | GND | Ground pins |
| | A2 | A6 | | |
| | A4 | A8 | | |
| | A13 | A10 | | |
| | A14 | A13 | | |
| | A25 | A14 | | |
| | A26 | A15 | | |
| | B1 | A17 | | |
| | B3 | A19 | | |
| | B5 | A21 | | |
| | B24 | A23 | | |
| | B26 | B4 | | |
| | C2 | B12 | | |
| | C7 | B13 | | |
| | C13 | B14 | | |
| | C16 | B23 | | |
| | C17 | C5 | | |
| | C25 | C22 | | |
| D13 | D1 | | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



TMS320C6201 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|-------------------------|---------|------|-------|-------------|
| | GJC | GJL | | |
| GROUND PINS (CONTINUED) | | | | |
| V _{SS} | D19 | D2 | GND | Ground pins |
| | E3 | D6 | | |
| | E24 | D21 | | |
| | F2 | D25 | | |
| | F24 | D26 | | |
| | G3 | E3 | | |
| | G4 | E24 | | |
| | G26 | F4 | | |
| | J3 | F23 | | |
| | L23 | H1 | | |
| | L26 | H26 | | |
| | M23 | K1 | | |
| | N1 | K26 | | |
| | N2 | M1 | | |
| | N24 | M26 | | |
| | N26 | N1 | | |
| | P1 | N2 | | |
| | P26 | N25 | | |
| | R24 | N26 | | |
| | T25 | P1 | | |
| | U2 | P2 | | |
| | U23 | P25 | | |
| | V1 | P26 | | |
| | V3 | R1 | | |
| | Y3 | R26 | | |
| | Y25 | U1 | | |
| | AA3 | U26 | | |
| | AA23 | W1 | | |
| | AB23 | W26 | | |
| | AC2 | AA4 | | |
| | AC5 | AA23 | | |
| | AC7 | AB3 | | |
| | AC14 | AB24 | | |
| | AC16 | AC1 | | |
| | AD2 | AC2 | | |
| | AD12 | AC6 | | |
| | AD16 | AC21 | | |
| | AD20 | AC25 | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



TMS320C6201
FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

Signal Descriptions (Continued)

| SIGNAL NAME | PIN NO. | | TYPE† | DESCRIPTION |
|-------------------------|---------|------|-------|-------------|
| | GJC | GJL | | |
| GROUND PINS (CONTINUED) | | | | |
| V _{SS} | AD25 | AC26 | GND | Ground pins |
| | AE1 | AD5 | | |
| | AE3 | AD22 | | |
| | AE7 | AE4 | | |
| | AE9 | AE13 | | |
| | AE13 | AE14 | | |
| | AE16 | AE23 | | |
| | AE19 | AF4 | | |
| | AE23 | AF6 | | |
| | AE24 | AF8 | | |
| | AE26 | AF10 | | |
| | AF1 | AF12 | | |
| | AF2 | AF13 | | |
| | AF8 | AF14 | | |
| | AF10 | AF15 | | |
| | AF13 | AF17 | | |
| | AF14 | AF19 | | |
| | AF25 | AF21 | | |
| | AF26 | AF23 | | |

† I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE) including Editor

C/C++/Assembly Code Generation, and Debug plus additional development tools

Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug)

EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320™ DSP family member devices, including documentation. See this document for further information on TMS320™ DSP documentation or any TMS320™ DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320™ DSP-related products from other companies in the industry. To receive TMS320™ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at <http://www.ti.com> uniform resource locator (URL) and under "Development Tools", select "Digital Signal Processors". For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, XDS, and TMS320 are trademarks of Texas Instruments.



device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320 DSP devices and support tools. Each TMS320 DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

- TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- TMS** Fully qualified production device

Support tool development evolutionary flow:

- TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.


Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GJC or GJL), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -200 is 200 MHz). Figure 4 provides a legend for reading the complete device name for any TMS320C6000 DSP family member.

TMS320C6201
FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

device and development-support tool nomenclature (continued)



† BGA = Ball Grid Array

Figure 4. TMS320C6000 Device Nomenclature (Including TMS320C6201)

MicroStar BGA is a trademark of Texas Instruments.



documentation support

Extensive documentation supports all TMS320 DSP family devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000 DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000 CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190) briefly describes the functionality of the peripherals available on the C6000™ DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x/C67x™ devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio™ IDE. For a complete listing of the latest C6000™ DSP documentation, visit the Texas Instruments web site on the Worldwide Web at <http://www.ti.com> uniform resource locator (URL).

TMS320C6201 FIXED-POINT DIGITAL SIGNAL PROCESSOR


SPRS051H - JANUARY 1997 - REVISED MARCH 2004

clock PLL

All of the C62x clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which generates the internal CPU clock, or bypasses the PLL to become the CPU clock.

To use the PLL to generate the CPU clock, the filter circuit shown in Figure 5 must be properly designed. Note that for C6201, the EMI filter must be powered by the I/O voltage (3.3 V).

To configure the C62x PLL clock for proper operation, see Figure 5 and Table 2. To minimize the clock jitter, a single clean power supply should power both the C62x DSP device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. See the *input and output clocks* section for input clock timing requirements.



- NOTES: A. Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000™ DSP device as possible. Best performance is achieved with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown. For CLKMODE x4, values for C1, C2, and R1 are fixed and apply to all valid frequency ranges of CLKIN and CLKOUT.
- B. For CLKMODE x1, the PLL is bypassed and all six external PLL components can be removed. For this case, the PLLV terminal has to be connected to a clean supply and the PLLG and PLLF terminals should be tied together.
- C. Due to overlap of frequency ranges when choosing the PLLFREQ, more than one frequency range can contain the CLKOUT1 frequency. Choose the lowest frequency range that includes the desired frequency. For example, for CLKOUT1 = 133 MHz, a PLLFREQ value of 000b should be used. For CLKOUT1 = 200 MHz, PLLFREQ should be set to 001b. PLLFREQ values other than 000b, 001b, and 010b are reserved.
- D. The 3.3-V supply for the EMI filter (and PLLV) must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.
- E. EMI filter manufacturer TDK part number ACF451832-153-T

Figure 5. PLL Block Diagram

clock PLL (continued)

Table 2. PLL Component Selection Table

| CLKMODE | CLKIN RANGE (MHz) | CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz) | CLKOUT2 RANGE (MHz) | R1 (Ω) | C1 (nF) | C2 (pF) | TYPICAL LOCK TIME (μ s) [†] |
|---------|-------------------|---|---------------------|-----------------|---------|---------|---|
| x4 | 12.5-50 | 50-200 | 25-100 | 60.4 | 27 | 560 | 75 |

[†] Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μ s, the maximum value may be as long as 250 μ s.

power-down mode logic

Figure 6 shows the power-down mode logic on the C6201.





Figure 6. Power-Down Mode Logic[†]

triggering, wake-up, and effects

The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15-10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 7 and described in Table 3. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

TMS320C6201
FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004



Legend: R/W-x = Read/write reset value
NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

Figure 7. PWRD Field of the CSR Register

Power-down mode PD1 takes effect eight to nine clock cycles after the instruction that sets the PWRD bits in the CSR.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. The GIE bit in CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 3 summarizes all the power-down modes.

Table 3. Characteristics of the Power-Down Modes

| PRWD FIELD (BITS 15-10) | POWER-DOWN MODE | WAKE-UP METHOD | EFFECT ON CHIP'S OPERATION |
|-------------------------|------------------|---|--|
| 000000 | No power-down | — | — |
| 001001 | PD1 | Wake by an enabled interrupt | CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the boundary of the CPU, preventing most of the CPU's logic from switching. During PD1, DMA transactions can proceed between peripherals and internal memory. |
| 010001 | PD1 | Wake by an enabled or non-enabled interrupt | |
| 011010 | PD2 [†] | Wake by a device reset | Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. |
| 011100 | PD3 [†] | Wake by a device reset | Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re-lock, just as it does following power-up. Wake-up from PD3 takes longer than wake-up from PD2 because the PLL needs to be re-locked. |
| All others | Reserved | — | — |

[†] When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000 DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, an external clock pulse may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs Application Report* (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000 platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

absolute maximum ratings over operating case temperature ranges (unless otherwise noted)[†]

| | |
|---|-----------------|
| Supply voltage range, CV_{DD} (see Note 1) | –0.3 V to 2.3 V |
| Supply voltage range, DV_{DD} (see Note 1) | –0.3 V to 4 V |
| Input voltage range | –0.3 V to 4 V |
| Output voltage range | –0.3 V to 4 V |
| Operating case temperature ranges T_C : (default) | 0°C to 90°C |
| (A version) | –40°C to 105°C |
| Storage temperature range, T_{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|-----------|----------------------------|-----------|------|------|------|
| CV_{DD} | Supply voltage | 1.71 | 1.8 | 1.89 | V |
| DV_{DD} | Supply voltage | 3.14 | 3.30 | 3.46 | V |
| V_{SS} | Supply ground | 0 | 0 | 0 | V |
| V_{IH} | High-level input voltage | 2 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | V |
| I_{OH} | High-level output current | | | –12 | mA |
| I_{OL} | Low-level output current | | | 12 | mA |
| T_C | Operating case temperature | Default | | 0 | °C |
| | | A version | | –40 | |
| | | | | 105 | |



TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|--|--|-----|-----|-----|------|
| V _{OH} | High-level output voltage | DV _{DD} = MIN, I _{OH} = MAX | 2.4 | | | V |
| V _{OL} | Low-level output voltage | DV _{DD} = MIN, I _{OL} = MAX | | | 0.6 | V |
| I _I | Input current [‡] | V _I = V _{SS} to DV _{DD} | | | ±10 | µA |
| I _{OZ} | Off-state output current | V _O = DV _{DD} or 0 V | | | ±10 | µA |
| I _{DD2V} | Supply current, CPU + CPU memory access [§] | CV _{DD} = NOM, CPU clock = 167 MHz | | 380 | | mA |
| I _{DD2V} | Supply current, peripherals [§] | CV _{DD} = NOM, CPU clock = 167 MHz | | 240 | | mA |
| I _{DD3V} | Supply current, I/O pins [§] | DV _{DD} = NOM, CPU clock = 167 MHz | | 90 | | mA |
| C _i | Input capacitance | | | | 10 | pF |
| C _o | Output capacitance | | | | 10 | pF |

[‡] TMS and TDI are not included due to internal pullups. TRST is not included due to internal pulldown.

[§] Measured with average activity (50% high / 50% low power). For more details on CPU, peripheral, and I/O activity, see the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).



PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = 2 mA
 I_{OH} = 2 mA
 V_{comm} = 0.8 V
 C_T = 15-30-pF typical load-circuit capacitance

† Typical distributed load circuit capacitance

Figure 8. TTL-Level Outputs

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 9. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, and V_{OL} MAX and V_{OH} MIN for output clocks.




Figure 10. Rise and Fall Transition Time Voltage Reference Levels

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN^{†‡} (see Figure 11)

| NO. | | | -200 | | | | UNIT |
|-----|-------------------------|----------------------------|-----------------|-----|-----------------|-----|------|
| | | | CLKMODE = x4 | | CLKMODE = x1 | | |
| | | | MIN | MAX | MIN | MAX | |
| 1 | t _c (CLKIN) | Cycle time, CLKIN | 20 | | 5 | | ns |
| 2 | t _w (CLKINH) | Pulse duration, CLKIN high | 0.4C | | 0.45C | | ns |
| 3 | t _w (CLKINL) | Pulse duration, CLKIN low | 0.4C | | 0.45C | | ns |
| 4 | t _t (CLKIN) | Transition time, CLKIN | 5 | | 0.6 | | ns |

[†] The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[‡] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.




Figure 11. CLKIN Timings

switching characteristics over recommended operating conditions for CLKOUT1^{§¶#} (see Figure 12)

| NO. | PARAMETER | -200 | | | | UNIT |
|-----|--|--------------|-------------|--------------|----------|------|
| | | CLKMODE = X4 | | CLKMODE = X1 | | |
| | | MIN | MAX | MIN | MAX | |
| 1 | t _c (CKO1) Cycle time, CLKOUT1 | P - 0.7 | P + 0.7 | P - 0.7 | P + 0.7 | ns |
| 2 | t _w (CKO1H) Pulse duration, CLKOUT1 high | (P/2) - 0.5 | (P/2) + 0.5 | PH - 0.5 | PH + 0.5 | ns |
| 3 | t _w (CKO1L) Pulse duration, CLKOUT1 low | (P/2) - 0.5 | (P/2) + 0.5 | PL - 0.5 | PL + 0.5 | ns |
| 4 | t _t (CKO1) Transition time, CLKOUT1 | 0.6 | | 0.6 | | ns |

[§] P = 1/CPU clock frequency in ns.

[¶] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

[#] PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.




Figure 12. CLKOUT1 Timings

TMS320C6201 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT2^{†‡} (see Figure 13)

| NO. | | | -200 | | UNIT |
|-----|----------------|------------------------------|------------|------------|------|
| | | | MIN | MAX | |
| 1 | $t_{c(CKO2)}$ | Cycle time, CLKOUT2 | $2P - 0.7$ | $2P + 0.7$ | ns |
| 2 | $t_{w(CKO2H)}$ | Pulse duration, CLKOUT2 high | $P - 0.7$ | $P + 0.7$ | ns |
| 3 | $t_{w(CKO2L)}$ | Pulse duration, CLKOUT2 low | $P - 0.7$ | $P + 0.7$ | ns |
| 4 | $t_t(CKO2)$ | Transition time, CLKOUT2 | | 0.6 | ns |

[†] $P = 1/\text{CPU clock frequency}$ in ns.

[‡] The reference points for the rise and fall transitions are measured at $V_{OL\text{ MAX}}$ and $V_{OH\text{ MIN}}$.




Figure 13. CLKOUT2 Timings

SDCLK, SSCLK timing parameters

SDCLK timing parameters are the same as CLKOUT2 parameters.

SSCLK timing parameters are the same as CLKOUT1 or CLKOUT2 parameters, depending on SSCLK configuration.

switching characteristics over recommended operating conditions for the relation of SSCLK, SDCLK, and CLKOUT2 to CLKOUT1 (see Figure 14)[†]

| NO. | PARAMETER | | -200 | | UNIT |
|-----|------------------------|---|---------------|---------------|------|
| | | | MIN | MAX | |
| 1 | $t_{d(CKO1-SSCLK)}$ | Delay time, CLKOUT1 edge to SSCLK edge | $(P/2) + 0.2$ | $(P/2) + 4.2$ | ns |
| 2 | $t_{d(CKO1-SSCLK1/2)}$ | Delay time, CLKOUT1 edge to SSCLK edge (1/2 clock rate) | $(P/2) - 1$ | $(P/2) + 2.4$ | ns |
| 3 | $t_{d(CKO1-CKO2)}$ | Delay time, CLKOUT1 edge to CLKOUT2 edge | $(P/2) - 1$ | $(P/2) + 2.4$ | ns |
| 4 | $t_{d(CKO1-SDCLK)}$ | Delay time, CLKOUT1 edge to SDCLK edge | $(P/2) - 1$ | $(P/2) + 2.4$ | ns |

[†] $P = 1/\text{CPU clock frequency}$ in ns.




Figure 14. Relation of CLKOUT2, SDCLK, and SSCLK to CLKOUT1

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles[†] (see Figure 15 and Figure 16)

| NO. | | | -200 | | UNIT |
|-----|----------------------|--|------|-----|------|
| | | | MIN | MAX | |
| 6 | $t_{su}(EDV-CKO1H)$ | Setup time, read EDx valid before CLKOUT1 high | 4 | | ns |
| 7 | $t_h(CKO1H-EDV)$ | Hold time, read EDx valid after CLKOUT1 high | 0.8 | | ns |
| 10 | $t_{su}(ARDY-CKO1H)$ | Setup time, ARDY valid before CLKOUT1 high | 3 | | ns |
| 11 | $t_h(CKO1H-ARDY)$ | Hold time, ARDY valid after CLKOUT1 high | 1.8 | | ns |

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does not meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

switching characteristics over recommended operating conditions for asynchronous memory cycles[‡] (see Figure 15 and Figure 16)

| NO. | PARAMETER | | -200 | | UNIT |
|-----|-------------------|--|------|-----|------|
| | | | MIN | MAX | |
| 1 | $t_d(CKO1H-CEV)$ | Delay time, CLKOUT1 high to $\overline{CE}x$ valid | -0.2 | 4 | ns |
| 2 | $t_d(CKO1H-BEV)$ | Delay time, CLKOUT1 high to $\overline{BE}x$ valid | | 4 | ns |
| 3 | $t_d(CKO1H-BEIV)$ | Delay time, CLKOUT1 high to $\overline{BE}x$ invalid | -0.2 | | ns |
| 4 | $t_d(CKO1H-EAV)$ | Delay time, CLKOUT1 high to EAx valid | | 4 | ns |
| 5 | $t_d(CKO1H-EAIV)$ | Delay time, CLKOUT1 high to EAx invalid | -0.2 | | ns |
| 8 | $t_d(CKO1H-AOEV)$ | Delay time, CLKOUT1 high to \overline{AOE} valid | -0.2 | 4 | ns |
| 9 | $t_d(CKO1H-AREV)$ | Delay time, CLKOUT1 high to \overline{ARE} valid | -0.2 | 4 | ns |
| 12 | $t_d(CKO1H-EDV)$ | Delay time, CLKOUT1 high to EDx valid | | 4 | ns |
| 13 | $t_d(CKO1H-EDIV)$ | Delay time, CLKOUT1 high to EDx invalid | -0.2 | | ns |
| 14 | $t_d(CKO1H-AWEV)$ | Delay time, CLKOUT1 high to \overline{AWE} valid | -0.2 | 4 | ns |

[‡] The minimum delay is also the minimum output hold after CLKOUT1 high.

ASYNCHRONOUS MEMORY TIMING (CONTINUED)




Figure 15. Asynchronous Memory Read Timing




Figure 16. Asynchronous Memory Write Timing

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles (full-rate SSCLK) (see Figure 17)

| NO. | | -200 | | UNIT |
|-----|---|------|-----|------|
| | | MIN | MAX | |
| 7 | $t_{su}(EDV-SSCLKH)$ Setup time, read EDx valid before SSCLK high | 1.5 | | ns |
| 8 | $t_h(SSCLKH-EDV)$ Hold time, read EDx valid after SSCLK high | 1.5 | | ns |

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles[†] (full-rate SSCLK) (see Figure 17 and Figure 18)

| NO. | PARAMETER | -200 | | UNIT |
|-----|--|------------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{osu}(CEV-SSCLKH)$ Output setup time, \overline{CEx} valid before SSCLK high | 0.5P - 1.3 | | ns |
| 2 | $t_{oh}(SSCLKH-CEV)$ Output hold time, \overline{CEx} valid after SSCLK high | 0.5P - 2.3 | | ns |
| 3 | $t_{osu}(BEV-SSCLKH)$ Output setup time, \overline{BEx} valid before SSCLK high | 0.5P - 1.3 | | ns |
| 4 | $t_{oh}(SSCLKH-BEIV)$ Output hold time, \overline{BEx} invalid after SSCLK high | 0.5P - 2.3 | | ns |
| 5 | $t_{osu}(EAV-SSCLKH)$ Output setup time, EAx valid before SSCLK high | 0.5P - 1.3 | | ns |
| 6 | $t_{oh}(SSCLKH-EAIV)$ Output hold time, EAx invalid after SSCLK high | 0.5P - 2.3 | | ns |
| 9 | $t_{osu}(ADSV-SSCLKH)$ Output setup time, \overline{SSADS} valid before SSCLK high | 0.5P - 1.3 | | ns |
| 10 | $t_{oh}(SSCLKH-ADSV)$ Output hold time, \overline{SSADS} valid after SSCLK high | 0.5P - 2.3 | | ns |
| 11 | $t_{osu}(OEV-SSCLKH)$ Output setup time, \overline{SSOE} valid before SSCLK high | 0.5P - 1.3 | | ns |
| 12 | $t_{oh}(SSCLKH-OEV)$ Output hold time, \overline{SSOE} valid after SSCLK high | 0.5P - 2.3 | | ns |
| 13 | $t_{osu}(EDV-SSCLKH)$ Output setup time, EDx valid before SSCLK high | 0.5P - 1.3 | | ns |
| 14 | $t_{oh}(SSCLKH-EDIV)$ Output hold time, EDx invalid after SSCLK high | 0.5P - 2.3 | | ns |
| 15 | $t_{osu}(WEV-SSCLKH)$ Output setup time, \overline{SSWE} valid before SSCLK high | 0.5P - 1.3 | | ns |
| 16 | $t_{oh}(SSCLKH-WEV)$ Output hold time, \overline{SSWE} valid after SSCLK high | 0.5P - 2.3 | | ns |

[†] When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns. For CLKMODE x1, 0.5P is defined as PH (pulse duration of CLKIN high) for all output setup times; 0.5P is defined as PL (pulse duration of CLKIN low) for all output hold times.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)




Figure 17. SBSRAM Read Timing (Full-Rate SSCLK)




Figure 18. SBSRAM Write Timing (Full-Rate SSCLK)

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK) (see Figure 19)

| NO. | | -200 | | UNIT |
|-----|---|------|-----|------|
| | | MIN | MAX | |
| 7 | $t_{su}(EDV-SSCLKH)$ Setup time, read EDx valid before SSCLK high | 2.5 | | ns |
| 8 | $t_h(SSCLKH-EDV)$ Hold time, read EDx valid after SSCLK high | 1.5 | | ns |

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles[†] (half-rate SSCLK) (see Figure 19 and Figure 20)

| NO. | PARAMETER | -200 | | UNIT |
|-----|--|------------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{osu}(CEV-SSCLKH)$ Output setup time, \overline{CEx} valid before SSCLK high | 1.5P - 3 | | ns |
| 2 | $t_{oh}(SSCLKH-CEV)$ Output hold time, \overline{CEx} valid after SSCLK high | 0.5P - 1.5 | | ns |
| 3 | $t_{osu}(BEV-SSCLKH)$ Output setup time, \overline{BEx} valid before SSCLK high | 1.5P - 3 | | ns |
| 4 | $t_{oh}(SSCLKH-BEIV)$ Output hold time, \overline{BEx} invalid after SSCLK high | 0.5P - 1.5 | | ns |
| 5 | $t_{osu}(EAV-SSCLKH)$ Output setup time, EAx valid before SSCLK high | 1.5P - 3 | | ns |
| 6 | $t_{oh}(SSCLKH-EAIV)$ Output hold time, EAx invalid after SSCLK high | 0.5P - 1.5 | | ns |
| 9 | $t_{osu}(ADSV-SSCLKH)$ Output setup time, \overline{SSADS} valid before SSCLK high | 1.5P - 3 | | ns |
| 10 | $t_{oh}(SSCLKH-ADSV)$ Output hold time, \overline{SSADS} valid after SSCLK high | 0.5P - 1.5 | | ns |
| 11 | $t_{osu}(OEV-SSCLKH)$ Output setup time, \overline{SSOE} valid before SSCLK high | 1.5P - 3 | | ns |
| 12 | $t_{oh}(SSCLKH-OEV)$ Output hold time, \overline{SSOE} valid after SSCLK high | 0.5P - 1.5 | | ns |
| 13 | $t_{osu}(EDV-SSCLKH)$ Output setup time, EDx valid before SSCLK high | 1.5P - 3 | | ns |
| 14 | $t_{oh}(SSCLKH-EDIV)$ Output hold time, EDx invalid after SSCLK high | 0.5P - 1.5 | | ns |
| 15 | $t_{osu}(WEV-SSCLKH)$ Output setup time, \overline{SSWE} valid before SSCLK high | 1.5P - 3 | | ns |
| 16 | $t_{oh}(SSCLKH-WEV)$ Output hold time, \overline{SSWE} valid after SSCLK high | 0.5P - 1.5 | | ns |

[†] When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

For CLKMODE x1:

1.5P = P + PH, where P = 1/CPU clock frequency, and PH = pulse duration of CLKIN high.

0.5P = PL, where PL = pulse duration of CLKIN low.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)




Figure 19. SBSRAM Read Timing (1/2 Rate SSCLK)




Figure 20. SBSRAM Write Timing (1/2 Rate SSCLK)

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles (see Figure 21)

| NO. | | | -200 | | UNIT |
|-----|----------------------|--|------|-----|------|
| | | | MIN | MAX | |
| 7 | $t_{su}(EDV-SDCLKH)$ | Setup time, read EDx valid before SDCLK high | 0.5 | | ns |
| 8 | $t_h(SDCLKH-EDV)$ | Hold time, read EDx valid after SDCLK high | 3 | | ns |

switching characteristics over recommended operating conditions for synchronous DRAM cycles[†] (see Figure 21-Figure 26)

| NO. | PARAMETER | | -200 | | UNIT |
|-----|--------------------------|---|------------|-----|------|
| | | | MIN | MAX | |
| 1 | $t_{osu}(CEV-SDCLKH)$ | Output setup time, $\overline{CE}x$ valid before SDCLK high | 1.5P - 3.5 | | ns |
| 2 | $t_{oh}(SDCLKH-CEV)$ | Output hold time, $\overline{CE}x$ valid after SDCLK high | 0.5P - 1 | | ns |
| 3 | $t_{osu}(BEV-SDCLKH)$ | Output setup time, $\overline{BE}x$ valid before SDCLK high | 1.5P - 3.5 | | ns |
| 4 | $t_{oh}(SDCLKH-BEV)$ | Output hold time, $\overline{BE}x$ invalid after SDCLK high | 0.5P - 1 | | ns |
| 5 | $t_{osu}(EAV-SDCLKH)$ | Output setup time, EAx valid before SDCLK high | 1.5P - 3.5 | | ns |
| 6 | $t_{oh}(SDCLKH-EAV)$ | Output hold time, EAx invalid after SDCLK high | 0.5P - 1 | | ns |
| 9 | $t_{osu}(SDCAS-SDCLKH)$ | Output setup time, \overline{SDCAS} valid before SDCLK high | 1.5P - 3.5 | | ns |
| 10 | $t_{oh}(SDCLKH-SDCAS)$ | Output hold time, \overline{SDCAS} valid after SDCLK high | 0.5P - 1 | | ns |
| 11 | $t_{osu}(EDV-SDCLKH)$ | Output setup time, EDx valid before SDCLK high | 1.5P - 3.5 | | ns |
| 12 | $t_{oh}(SDCLKH-EDV)$ | Output hold time, EDx invalid after SDCLK high | 0.5P - 1 | | ns |
| 13 | $t_{osu}(SDWE-SDCLKH)$ | Output setup time, \overline{SDWE} valid before SDCLK high | 1.5P - 3.5 | | ns |
| 14 | $t_{oh}(SDCLKH-SDWE)$ | Output hold time, \overline{SDWE} valid after SDCLK high | 0.5P - 1 | | ns |
| 15 | $t_{osu}(SDA10V-SDCLKH)$ | Output setup time, SDA10 valid before SDCLK high | 1.5P - 3.5 | | ns |
| 16 | $t_{oh}(SDCLKH-SDA10V)$ | Output hold time, SDA10 invalid after SDCLK high | 0.5P - 1 | | ns |
| 17 | $t_{osu}(SDRAS-SDCLKH)$ | Output setup time, \overline{SDRAS} valid before SDCLK high | 1.5P - 3.5 | | ns |
| 18 | $t_{oh}(SDCLKH-SDRAS)$ | Output hold time, \overline{SDRAS} valid after SDCLK high | 0.5P - 1 | | ns |

[†] When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

For CLKMODE x1:

1.5P = P + PH, where P = 1/CPU clock frequency, and PH = pulse duration of CLKIN high.

0.5P = PL, where PL = pulse duration of CLKIN low.

SYNCHRONOUS DRAM TIMING (CONTINUED)




Figure 21. Three SDRAM Read Commands




Figure 22. Three SDRAM WRT Commands

SYNCHRONOUS DRAM TIMING (CONTINUED)




Figure 23. SDRAM ACTV Command




Figure 24. SDRAM DCAB Command

SYNCHRONOUS DRAM TIMING (CONTINUED)




Figure 25. SDRAM REFR Command




Figure 26. SDRAM MRS Command

HOLD/HOLDA TIMING

timing requirements for the $\overline{\text{HOLD}}$ / $\overline{\text{HOLDA}}$ cycles[†] (see Figure 27)

| NO. | | | -200 | | UNIT |
|-----|------------------------------|---|------|-----|------|
| | | | MIN | MAX | |
| 1 | $t_{su}(\text{HOLDH-CKO1H})$ | Setup time, $\overline{\text{HOLD}}$ high before CLKOUT1 high | 1 | | ns |
| 2 | $t_h(\text{CKO1H-HOLDL})$ | Hold time, $\overline{\text{HOLD}}$ low after CLKOUT1 high | 4 | | ns |

[†] $\overline{\text{HOLD}}$ is synchronized internally. Therefore, if setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle. Thus, $\overline{\text{HOLD}}$ can be an asynchronous input.


switching characteristics over recommended operating conditions for the $\overline{\text{HOLD}}$ / $\overline{\text{HOLDA}}$ cycles[‡] (see Figure 27)

| NO. | PARAMETER | | -200 | | UNIT |
|-----|----------------------------|---|------|--------------|------|
| | | | MIN | MAX | |
| 3 | $t_d(\text{HOLDL-BHZ})$ | Delay time, $\overline{\text{HOLD}}$ low to EMIF Bus high impedance | 4P | [§] | ns |
| 4 | $t_d(\text{BHZ-HOLDAL})$ | Delay time, EMIF Bus high impedance to $\overline{\text{HOLDA}}$ low | P | 2P | ns |
| 5 | $t_d(\text{HOLDH-HOLDAH})$ | Delay time, $\overline{\text{HOLD}}$ high to $\overline{\text{HOLDA}}$ high | 4P | 7P | ns |
| 6 | $t_d(\text{CKO1H-HOLDAL})$ | Delay time, CLKOUT1 high to $\overline{\text{HOLDA}}$ valid | 1 | 8 | ns |
| 7 | $t_d(\text{CKO1H-BHZ})$ | Delay time, CLKOUT1 high to EMIF Bus high impedance [¶] | 3 | 11 | ns |
| 8 | $t_d(\text{CKO1H-BLZ})$ | Delay time, CLKOUT1 high to EMIF Bus low impedance [¶] | 3 | 11 | ns |
| 9 | $t_d(\text{HOLDH-BLZ})$ | Delay time, $\overline{\text{HOLD}}$ high to EMIF Bus low impedance | 3P | 6P | ns |

[‡] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[§] All pending EMIF transactions are allowed to complete before $\overline{\text{HOLDA}}$ is asserted. The worst cases for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.

[¶] EMIF Bus consists of $\overline{\text{CE}}[3:0]$, $\overline{\text{BE}}[3:0]$, $\overline{\text{ED}}[31:0]$, $\overline{\text{EA}}[21:2]$, $\overline{\text{ARE}}$, $\overline{\text{AOE}}$, $\overline{\text{AWE}}$, $\overline{\text{SSADS}}$, $\overline{\text{SSOE}}$, $\overline{\text{SSWE}}$, $\overline{\text{SDA10}}$, $\overline{\text{SDRAS}}$, $\overline{\text{SDCAS}}$, and $\overline{\text{SDWE}}$.



[†] EMIF Bus consists of $\overline{\text{CE}}[3:0]$, $\overline{\text{BE}}[3:0]$, $\overline{\text{ED}}[31:0]$, $\overline{\text{EA}}[21:2]$, $\overline{\text{ARE}}$, $\overline{\text{AOE}}$, $\overline{\text{AWE}}$, $\overline{\text{SSADS}}$, $\overline{\text{SSOE}}$, $\overline{\text{SSWE}}$, $\overline{\text{SDA10}}$, $\overline{\text{SDRAS}}$, $\overline{\text{SDCAS}}$, and $\overline{\text{SDWE}}$.

Figure 27. $\overline{\text{HOLD}}$ / $\overline{\text{HOLDA}}$ Timing

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004

RESET TIMING

timing requirements for reset (see Figure 28)

| NO. | | | -200 | | UNIT |
|-----|--------------|---|------|-----|----------------|
| | | | MIN | MAX | |
| 1 | $t_{w(RST)}$ | Width of the \overline{RESET} pulse (PLL stable) [†] | 10 | | CLKOUT1 cycles |
| | | Width of the \overline{RESET} pulse (PLL needs to sync up) [‡] | 250 | | μs |

[†] This parameter applies to CLKMODE x1 when CLKIN is stable and applies to CLKMODE x4 when CLKIN and PLL are stable.

[‡] This parameter only applies to CLKMODE x4. The \overline{RESET} signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, \overline{RESET} must be asserted to ensure proper device operation. See the *Clock PLL* section for PLL lock times.

switching characteristics over recommended operating conditions during reset^{§¶} (see Figure 28)

| NO. | PARAMETER | | -200 | | UNIT |
|-----|----------------------|---|------|-----|----------------|
| | | | MIN | MAX | |
| 2 | $t_R(RST)$ | Response time to change of value in \overline{RESET} signal | 2 | | CLKOUT1 cycles |
| 3 | $t_d(CKO1H-CKO2IV)$ | Delay time, CLKOUT1 high to CLKOUT2 invalid | -1 | | ns |
| 4 | $t_d(CKO1H-CKO2V)$ | Delay time, CLKOUT1 high to CLKOUT2 valid | | 10 | ns |
| 5 | $t_d(CKO1H-SDCLKIV)$ | Delay time, CLKOUT1 high to SDCLK invalid | -1 | | ns |
| 6 | $t_d(CKO1H-SDCLKV)$ | Delay time, CLKOUT1 high to SDCLK valid | | 10 | ns |
| 7 | $t_d(CKO1H-SSCLKIV)$ | Delay time, CLKOUT1 high to SSCLK invalid | -1 | | ns |
| 8 | $t_d(CKO1H-SSCLKV)$ | Delay time, CLKOUT1 high to SSCLK valid | | 10 | ns |
| 9 | $t_d(CKO1H-LOWIV)$ | Delay time, CLKOUT1 high to low group invalid | -1 | | ns |
| 10 | $t_d(CKO1H-LOWV)$ | Delay time, CLKOUT1 high to low group valid | | 10 | ns |
| 11 | $t_d(CKO1H-HIGHIV)$ | Delay time, CLKOUT1 high to high group invalid | -1 | | ns |
| 12 | $t_d(CKO1H-HIGHV)$ | Delay time, CLKOUT1 high to high group valid | | 10 | ns |
| 13 | $t_d(CKO1H-ZHZ)$ | Delay time, CLKOUT1 high to Z group high impedance | -1 | | ns |
| 14 | $t_d(CKO1H-ZV)$ | Delay time, CLKOUT1 high to Z group valid | | 10 | ns |

[§] Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1

High group consists of: HINT

Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.


[¶] \overline{HRDY} is gated by input \overline{HCS} .

If $\overline{HCS} = 0$ at device reset, \overline{HRDY} belongs to the high group.

If $\overline{HCS} = 1$ at device reset, \overline{HRDY} belongs to the low group.



RESET TIMING (CONTINUED)



- † Low group consists of: `IACK`, `INUM[3:0]`, `DMAC[3:0]`, `PD`, `TOUT0`, and `TOUT1`
 High group consists of: `HINT`
 Z group consists of: `EA[21:2]`, `ED[31:0]`, `CE[3:0]`, `BE[3:0]`, `ARE`, `AWE`, `AOE`, `SSADS`, `SSOE`, `SSWE`, `SDA10`, `SDRAS`, `SDCAS`, `SDWE`, `HD[15:0]`, `CLKX0`, `CLKX1`, `FSX0`, `FSX1`, `DX0`, `DX1`, `CLKR0`, `CLKR1`, `FSR0`, and `FSR1`.
- ‡ `HRDY` is gated by input `HCS`.
 If `HCS` = 0 at device reset, `HRDY` belongs to the high group.
 If `HCS` = 1 at device reset, `HRDY` belongs to the low group.

Figure 28. Reset Timing

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004

EXTERNAL INTERRUPT TIMING

timing requirements for interrupt response cycles^{†‡} (see Figure 29)

| NO. | | | -200 | | UNIT |
|-----|----------------|-----------------------------------|------|-----|------|
| | | | MIN | MAX | |
| 2 | $t_{w(ILOW)}$ | Width of the interrupt pulse low | 2P | | ns |
| 3 | $t_{w(IHIGH)}$ | Width of the interrupt pulse high | 2P | | ns |

[†] Interrupt signals are synchronized internally and are potentially recognized one cycle later if setup and hold times are violated. Thus, they can be connected to asynchronous inputs.

[‡] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions during interrupt response cycles[§] (see Figure 29)

| NO. | PARAMETER | -200 | | UNIT |
|-----|-----------------------|------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{d(EINTH-IACKH)}$ | 9P | | ns |
| 4 | $t_{d(CKO2L-IACKV)}$ | -4 | 6 | ns |
| 5 | $t_{d(CKO2L-INUMV)}$ | | 6 | ns |
| 6 | $t_{d(CKO2L-INUMIV)}$ | -4 | | ns |

[§] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

When the PLL is used (CLKMODE x4), $0.5P = 1/(2 \times \text{CPU clock frequency})$.

For CLKMODE x1: $0.5P = PH$, where PH is the high period of CLKIN.




Figure 29. Interrupt Timing

HOST-PORT INTERFACE TIMING

timing requirements for host-port interface cycles^{†‡} (see Figure 30, Figure 31, Figure 32, and Figure 33)

| NO. | | | -200 | | UNIT |
|-----|----------------------|--|------|-----|------|
| | | | MIN | MAX | |
| 1 | $t_{su}(SEL-HSTBL)$ | Setup time, select signals [§] valid before $\overline{HSTROBE}$ low | 4 | | ns |
| 2 | $t_h(HSTBL-SEL)$ | Hold time, select signals [§] valid after $\overline{HSTROBE}$ low | 2 | | ns |
| 3 | $t_w(HSTBL)$ | Pulse duration, $\overline{HSTROBE}$ low | 2P | | ns |
| 4 | $t_w(HSTBH)$ | Pulse duration, $\overline{HSTROBE}$ high between consecutive accesses | 2P | | ns |
| 10 | $t_{su}(SEL-HASL)$ | Setup time, select signals [§] valid before \overline{HAS} low | 4 | | ns |
| 11 | $t_h(HASL-SEL)$ | Hold time, select signals [§] valid after \overline{HAS} low | 2 | | ns |
| 12 | $t_{su}(HDV-HSTBH)$ | Setup time, host data valid before $\overline{HSTROBE}$ high | 3 | | ns |
| 13 | $t_h(HSTBH-HDV)$ | Hold time, host data valid after $\overline{HSTROBE}$ high | 2 | | ns |
| 14 | $t_h(HRDYL-HSTBL)$ | Hold time, $\overline{HSTROBE}$ low after \overline{HRDY} low. $\overline{HSTROBE}$ should not be inactivated until \overline{HRDY} is active (low); otherwise, HPI writes will not complete properly. | 1 | | ns |
| 18 | $t_{su}(HASL-HSTBL)$ | Setup time, \overline{HAS} low before $\overline{HSTROBE}$ low | 2 | | ns |
| 19 | $t_h(HSTBL-HASL)$ | Hold time, \overline{HAS} low after $\overline{HSTROBE}$ low | 2 | | ns |

[†] $\overline{HSTROBE}$ refers to the following logical operation on \overline{HCS} , $\overline{HDS1}$, and $\overline{HDS2}$: $[\text{NOT}(\overline{HDS1} \text{ XOR } \overline{HDS2})] \text{ OR } \overline{HCS}$.

[‡] The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. $P = 1/\text{CPU clock frequency}$ in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

[§] Select signals include: $\overline{HCNTRL}[1:0]$, $\overline{HR}/\overline{W}$, and \overline{HHWIL} .

switching characteristics over recommended operating conditions during host-port interface cycles^{†‡} (see Figure 30, Figure 31, Figure 32, and Figure 33)

| NO. | PARAMETER | | -200 | | UNIT |
|-----|--|---|---------|---------|------|
| | | | MIN | MAX | |
| 5 | $t_d(\overline{HCS}-\overline{HRDY})$ | Delay time, \overline{HCS} to \overline{HRDY} [¶] | 1 | 9 | ns |
| 6 | $t_d(\overline{HSTBL}-\overline{HRDYH})$ | Delay time, $\overline{HSTROBE}$ low to \overline{HRDY} high [#] | 3 | 12 | ns |
| 7 | $t_{oh}(\overline{HSTBL}-\overline{HDLZ})$ | Output hold time, HD low impedance after $\overline{HSTROBE}$ low for an HPI read | 4 | | ns |
| 8 | $t_d(\overline{HDV}-\overline{HRDYL})$ | Delay time, HD valid to \overline{HRDY} low | $P - 3$ | $P + 3$ | ns |
| 9 | $t_{oh}(\overline{HSTBH}-\overline{HDV})$ | Output hold time, HD valid after $\overline{HSTROBE}$ high | 2 | 12 | ns |
| 15 | $t_d(\overline{HSTBH}-\overline{HDHZ})$ | Delay time, $\overline{HSTROBE}$ high to HD high impedance | 3 | 12 | ns |
| 16 | $t_d(\overline{HSTBL}-\overline{HDV})$ | Delay time, $\overline{HSTROBE}$ low to HD valid | 2 | 12 | ns |
| 17 | $t_d(\overline{HSTBH}-\overline{HRDYH})$ | Delay time, $\overline{HSTROBE}$ high to \overline{HRDY} high | 3 | 12 | ns |
| 20 | $t_d(\overline{HASL}-\overline{HRDYH})$ | Delay time, \overline{HAS} low to \overline{HRDY} high | 3 | 12 | ns |

[†] $\overline{HSTROBE}$ refers to the following logical operation on \overline{HCS} , $\overline{HDS1}$, and $\overline{HDS2}$: $[\text{NOT}(\overline{HDS1} \text{ XOR } \overline{HDS2})] \text{ OR } \overline{HCS}$.


[‡] The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. $P = 1/\text{CPU clock frequency}$ in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

[¶] \overline{HCS} enables \overline{HRDY} , and \overline{HRDY} is always low when \overline{HCS} is high. The case where \overline{HRDY} goes high when \overline{HCS} falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.

[#] This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of $\overline{HSTROBE}$, the HPI sends the request to the DMA auxiliary channel, and \overline{HRDY} remains high until the DMA auxiliary channel loads the requested data into HPID.


^{||} This parameter is used after the second half-word of an HPID write or autoincrement read. \overline{HRDY} remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIC does not affect the \overline{HRDY} signal.

HOST-PORT INTERFACE TIMING (CONTINUED)



† HSTROBE refers to the following logical operation on \overline{HCS} , $\overline{HDS1}$, and $\overline{HDS2}$: $[\text{NOT}(\overline{HDS1} \text{ XOR } \overline{HDS2})] \text{ OR } \overline{HCS}$.


Figure 30. HPI Read Timing (\overline{HAS} Not Used, Tied High)



† HSTROBE refers to the following logical operation on \overline{HCS} , $\overline{HDS1}$, and $\overline{HDS2}$: $[\text{NOT}(\overline{HDS1} \text{ XOR } \overline{HDS2})] \text{ OR } \overline{HCS}$.


Figure 31. HPI Read Timing (\overline{HAS} Used)

HOST-PORT INTERFACE TIMING (CONTINUED)



† HSTROBE refers to the following logical operation on HCS , HDS1 , and HDS2 : $[\text{NOT}(\text{HDS1 XOR HDS2})] \text{ OR } \text{HCS}$.

Figure 32. HPI Write Timing ($\overline{\text{HAS}}$ Not Used, Tied High)



† HSTROBE refers to the following logical operation on HCS , HDS1 , and HDS2 : $[\text{NOT}(\text{HDS1 XOR HDS2})] \text{ OR } \text{HCS}$.

Figure 33. HPI Write Timing ($\overline{\text{HAS}}$ Used)

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP^{†‡}(see Figure 34)

| NO. | | | -200 | | UNIT |
|-----|--------------------|---|------------|--------------------|------|
| | | | MIN | MAX | |
| 2 | $t_{c(CKRX)}$ | Cycle time, CLKR/X | CLKR/X ext | $2P^{\S}$ | ns |
| 3 | $t_{w(CKRX)}$ | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X ext | $P - 1^{\ddagger}$ | ns |
| 5 | $t_{su(FRH-CKRL)}$ | Setup time, external FSR high before CLKR low | CLKR int | 9 | ns |
| | | | CLKR ext | 2 | |
| 6 | $t_{h(CKRL-FRH)}$ | Hold time, external FSR high after CLKR low | CLKR int | 6 | ns |
| | | | CLKR ext | 3 | |
| 7 | $t_{su(DRV-CKRL)}$ | Setup time, DR valid before CLKR low | CLKR int | 8 | ns |
| | | | CLKR ext | 0 | |
| 8 | $t_{h(CKRL-DRV)}$ | Hold time, DR valid after CLKR low | CLKR int | 3 | ns |
| | | | CLKR ext | 4 | |
| 10 | $t_{su(FXH-CKXL)}$ | Setup time, external FSX high before CLKX low | CLKX int | 9 | ns |
| | | | CLKX ext | 2 | |
| 11 | $t_{h(CKXL-FXH)}$ | Hold time, external FSX high after CLKX low | CLKX int | 6 | ns |
| | | | CLKX ext | 3 | |

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

[‡] $P = 1/\text{CPU clock frequency}$ in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

[§] The maximum bit rate for the C6202/02B/03 device is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time ($2P$), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz ($P = 5$ ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz ($P = 10$ ns), use $2P = 20$ ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode ($R/XDATDLY = 01b$ or $10b$) and the other device the McBSP communicates to is a slave.

[¶] The minimum CLKR/X pulse duration is either $(P-1)$ or 4 ns, whichever is larger. For example, when running parts at 200 MHz ($P = 5$ ns), use 4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz ($P = 10$ ns), use $(P-1) = 9$ ns as the minimum CLKR/X pulse duration.



MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP^{†‡§} (see Figure 34)

| NO. | PARAMETER | | | -200 | | UNIT |
|-----|----------------------|--|------------|------------------------|--------------|------|
| | | | | MIN | MAX | |
| 1 | $t_{d(CKSH-CKRXH)}$ | Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input | | 3 | 10 | ns |
| 2 | $t_c(CKRX)$ | Cycle time, CLKR/X | CLKR/X int | $2P^{\dagger\ddagger}$ | | ns |
| 3 | $t_w(CKRX)$ | Pulse duration, CLKR/X high or CLKR/X low | CLKR/X int | $C - 1.3^{\#}$ | $C + 1^{\#}$ | ns |
| 4 | $t_{d(CKRH-FRV)}$ | Delay time, CLKR high to internal FSR valid | CLKR int | -2 | 3 | ns |
| 9 | $t_{d(CKXH-FXV)}$ | Delay time, CLKX high to internal FSX valid | CLKX int | -2 | 3 | ns |
| | | | CLKX ext | 3 | 9 | |
| 12 | $t_{dis(CKXH-DXHZ)}$ | Disable time, DX high impedance following last data bit from CLKX high | CLKX int | -1 | 4 | ns |
| | | | CLKX ext | 3 | 9 | |
| 13 | $t_{d(CKXH-DXV)}$ | Delay time, CLKX high to DX valid | CLKX int | -1 | 4 | ns |
| | | | CLKX ext | 3 | 9 | |
| 14 | $t_{d(FXH-DXV)}$ | Delay time, FSX high to DX valid ONLY applies when in data delay 0 (XDATDLY = 00b) mode | FSX int | -1 | 3 | ns |
| | | | FSX ext | 3 | 9 | |

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

[‡] Minimum delay times also represent minimum output hold times.

[§] $P = 1/\text{CPU clock frequency}$ in ns. For example, when running parts at 200 MHz, use $P = 5$ ns.

[¶] The maximum bit rate for the C6202/02B/03 device is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time ($2P$), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz ($P = 5$ ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz ($P = 10$ ns), use $2P = 20$ ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode ($R/XDATDLY = 01b$ or $10b$) and the other device the McBSP communicates to is a slave.

[#] C = H or L

S = sample rate generator input clock = P if CLKSM = 1 ($P = 1/\text{CPU clock frequency}$)

= sample rate generator input clock = P_{clks} if CLKSM = 0 ($P_{\text{clks}} = \text{CLKS period}$)

H = CLKX high pulse width = $(\text{CLKGDV}/2 + 1) * S$ if CLKGDV is even

= $(\text{CLKGDV} + 1)/2 * S$ if CLKGDV is odd or zero

L = CLKX low pulse width = $(\text{CLKGDV}/2) * S$ if CLKGDV is even

= $(\text{CLKGDV} + 1)/2 * S$ if CLKGDV is odd or zero

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)




Figure 34. McBSP Timings

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for FSR when GSYNC = 1 (see Figure 35)

| NO. | | -200 | | UNIT |
|-----|--|------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{su}(FRH-CKSH)$ Setup time, FSR high before CLKS high | 4 | | ns |
| 2 | $t_h(CKSH-FRH)$ Hold time, FSR high after CLKS high | 4 | | ns |




Figure 35. FSR Timing When GSYNC = 1

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{†‡} (see Figure 36)

| NO. | | -200 | | | | UNIT |
|-----|---|--------|-----|--------|-----|------|
| | | MASTER | | SLAVE | | |
| | | MIN | MAX | MIN | MAX | |
| 4 | $t_{su}(DRV-CKXL)$ Setup time, DR valid before CLKX low | 12 | | 2 - 3P | ns | |
| 5 | $t_h(CKXL-DRV)$ Hold time, DR valid after CLKX low | 4 | | 5 + 6P | ns | |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{†‡} (see Figure 36)

| NO. | PARAMETER | | ~200 | | | | UNIT |
|-----|------------------------------|---|---------------------|-------|--------|---------|------|
| | | | MASTER [§] | | SLAVE | | |
| | | | MIN | MAX | MIN | MAX | |
| 1 | t _h (CKXL-FXL) | Hold time, FSX low after CLKX low [¶] | T - 2 | T + 3 | | | ns |
| 2 | t _d (FXL-CKXH) | Delay time, FSX low to CLKX high [#] | L - 2 | L + 3 | | | ns |
| 3 | t _d (CKXH-DXV) | Delay time, CLKX high to DX valid | -2 | 4 | 3P + 4 | 5P + 17 | ns |
| 6 | t _{dis} (CKXL-DXHZ) | Disable time, DX high impedance following last data bit from CLKX low | L - 2 | L + 3 | | | ns |
| 7 | t _{dis} (FXH-DXHZ) | Disable time, DX high impedance following last data bit from FSX high | | | P + 3 | 3P + 17 | ns |
| 8 | t _d (FXL-DXV) | Delay time, FSX low to DX valid | | | 2P + 2 | 4P + 17 | ns |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)




Figure 36. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H – JANUARY 1997 – REVISED MARCH 2004

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0^{†‡} (see Figure 37)

| NO. | | -200 | | | | UNIT |
|-----|--|--------|-----|--------|-----|------|
| | | MASTER | | SLAVE | | |
| | | MIN | MAX | MIN | MAX | |
| 4 | $t_{su}(DRV-CKXH)$ Setup time, DR valid before CLKX high | 12 | | 2 – 3P | ns | |
| 5 | $t_h(CKXH-DRV)$ Hold time, DR valid after CLKX high | 4 | | 5 + 6P | ns | |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0^{†‡} (see Figure 37)

| NO. | PARAMETER | | ~200 | | | | UNIT |
|-----|------------------------------|---|---------------------|-------|--------|---------|------|
| | | | MASTER [§] | | SLAVE | | |
| | | | MIN | MAX | MIN | MAX | |
| 1 | t _h (CKXL-FXL) | Hold time, FSX low after CLKX low [¶] | L - 2 | L + 3 | | | ns |
| 2 | t _d (FXL-CKXH) | Delay time, FSX low to CLKX high [#] | T - 2 | T + 3 | | | ns |
| 3 | t _d (CKXL-DXV) | Delay time, CLKX low to DX valid | -2 | 4 | 3P + 4 | 5P + 17 | ns |
| 6 | t _{dis} (CKXL-DXHZ) | Disable time, DX high impedance following last data bit from CLKX low | -2 | 4 | 3P + 3 | 5P + 17 | ns |
| 7 | t _d (FXL-DXV) | Delay time, FSX low to DX valid | H - 2 | H + 4 | 2P + 2 | 4P + 17 | ns |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)




Figure 37. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 38)

| NO. | | -200 | | | | UNIT |
|-----|--|--------|-----|--------|-----|------|
| | | MASTER | | SLAVE | | |
| | | MIN | MAX | MIN | MAX | |
| 4 | t _{su} (DRV-CKXH) Setup time, DR valid before CLKX high | 12 | | 2 - 3P | ns | |
| 5 | t _h (CKXH-DRV) Hold time, DR valid after CLKX high | 4 | | 5 + 6P | ns | |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 38)

| NO. | PARAMETER | | -200 | | | | UNIT |
|-----|------------------------------|--|---------------------|-------|--------|---------|------|
| | | | MASTER [§] | | SLAVE | | |
| | | | MIN | MAX | MIN | MAX | |
| 1 | t _h (CKXH-FXL) | Hold time, FSX low after CLKX high [¶] | T - 2 | T + 3 | | | ns |
| 2 | t _d (FXL-CKXL) | Delay time, FSX low to CLKX low [#] | H - 2 | H + 3 | | | ns |
| 3 | t _d (CKXL-DXV) | Delay time, CLKX low to DX valid | -2 | 4 | 3P + 4 | 5P + 17 | ns |
| 6 | t _{dis} (CKXH-DXHZ) | Disable time, DX high impedance following last data bit from CLKX high | H - 2 | H + 3 | | | ns |
| 7 | t _{dis} (FXH-DXHZ) | Disable time, DX high impedance following last data bit from FSX high | | | P + 3 | 3P + 17 | ns |
| 8 | t _d (FXL-DXV) | Delay time, FSX low to DX valid | | | 2P + 2 | 4P + 17 | ns |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 38. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^{†‡} (see Figure 39)

| NO. | | -200 | | | | UNIT |
|-----|---|--------|-----|--------|-----|------|
| | | MASTER | | SLAVE | | |
| | | MIN | MAX | MIN | MAX | |
| 4 | $t_{su}(DRV-CKXL)$ Setup time, DR valid before CLKX low | 12 | | 2 – 3P | ns | |
| 5 | $t_h(CKXL-DRV)$ Hold time, DR valid after CLKX low | 4 | | 5 + 6P | ns | |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^{†‡} (see Figure 39)

| NO. | PARAMETER | | -200 | | | | UNIT |
|-----|------------------------------|--|---------------------|-------|--------|---------|------|
| | | | MASTER [§] | | SLAVE | | |
| | | | MIN | MAX | MIN | MAX | |
| 1 | t _h (CKXH-FXL) | Hold time, FSX low after CLKX high [¶] | H - 2 | H + 3 | | | ns |
| 2 | t _d (FXL-CKXL) | Delay time, FSX low to CLKX low [#] | T - 2 | T + 1 | | | ns |
| 3 | t _d (CKXH-DXV) | Delay time, CLKX high to DX valid | -2 | 4 | 3P + 4 | 5P + 17 | ns |
| 6 | t _{dis} (CKXH-DXHZ) | Disable time, DX high impedance following last data bit from CLKX high | -2 | 4 | 3P + 3 | 5P + 17 | ns |
| 7 | t _d (FXL-DXV) | Delay time, FSX low to DX valid | L - 2 | L + 4 | 2P + 2 | 4P + 17 | ns |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)




Figure 39. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

DMAC, TIMER, POWER-DOWN TIMING

switching characteristics over recommended operating conditions for DMAC outputs
(see Figure 40)

| NO. | PARAMETER | -200 | | UNIT |
|-----|---|------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{d(CKO1H-DMACV)}$ Delay time, CLKOUT1 high to DMAC valid | 2 | 10 | ns |




Figure 40. DMAC Timing

timing requirements for timer inputs[†] (see Figure 41)

| NO. | PARAMETER | -200 | | UNIT |
|-----|--|------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{w(TINP)}$ Pulse duration, TINP high or low | 2P | | ns |

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for timer outputs
(see Figure 41)

| NO. | PARAMETER | -200 | | UNIT |
|-----|---|------|-----|------|
| | | MIN | MAX | |
| 2 | $t_{d(CKO1H-TOUTV)}$ Delay time, CLKOUT1 high to TOUT valid | 2 | 9 | ns |




Figure 41. Timer Timing

switching characteristics over recommended operating conditions for power-down outputs
(see Figure 42)

| NO. | PARAMETER | -200 | | UNIT |
|-----|---|------|-----|------|
| | | MIN | MAX | |
| 1 | $t_{d(CKO1H-PDV)}$ Delay time, CLKOUT1 high to PD valid | 2 | 9 | ns |




Figure 42. Power-Down Timing

TMS320C6201
FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 43)

| NO. | | -200 | | UNIT |
|-----|---|------|-----|------|
| | | MIN | MAX | |
| 1 | $t_c(\text{TCK})$ Cycle time, TCK | 35 | | ns |
| 3 | $t_{su}(\text{TDIV-TCKH})$ Setup time, TDI/TMS/TRST valid before TCK high | 10 | | ns |
| 4 | $t_h(\text{TCKH-TDIV})$ Hold time, TDI/TMS/TRST valid after TCK high | 9 | | ns |

switching characteristics over recommended operating conditions for JTAG test port
(see Figure 43)

| NO. | PARAMETER | -200 | | UNIT |
|-----|--|------|-----|------|
| | | MIN | MAX | |
| 2 | $t_d(\text{TCKL-TDOV})$ Delay time, TCK low to TDO valid | -3 | 12 | ns |




Figure 43. JTAG Test-Port Timing

REVISION HISTORY

This data sheet revision history highlights the technical changes made to the SPR051G device-specific data sheet to make it an SPRS051H revision.

Scope: Applicable updates to the C62x device family, specifically relating to the C6201 device, have been incorporated.

| PAGE(S) NO. | ADDITIONS/CHANGES/DELETIONS |
|----------------|---|
| All | Updated the title for literature number SPRU190 to: TMS320C6000 DSP Peripherals Overview Reference Guide |
| 25 | Added the power-down mode logic section and accompanying information. |

TMS320C6201

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS051H - JANUARY 1997 - REVISED MARCH 2004

THERMAL/MECHANICAL DATA

The mechanical package diagrams that follow the tables reflect the most current released mechanical data available for the designated devices.

thermal resistance characteristics for GJC-352 package (S-PBGA package)

| NO | | °C/W | Air Flow LFPM [†] |
|----|--------------------------------------|-------|----------------------------|
| 1 | R θ_{JC} Junction-to-case | 0.74 | N/A |
| 2 | R θ_{JA} Junction-to-free air | 11.31 | 0 |
| 3 | R θ_{JA} Junction-to-free air | 9.60 | 100 |
| 4 | R θ_{JA} Junction-to-free air | 8.34 | 250 |
| 5 | R θ_{JA} Junction-to-free air | 7.30 | 500 |

[†] LFPM = Linear Feet Per Minute

thermal resistance characteristics for GJL-352 (S-PBGA package)

| NO | | °C/W | Air Flow LFPM [†] |
|----|--------------------------------------|------|----------------------------|
| 1 | R θ_{JC} Junction-to-case | 0.47 | N/A |
| 2 | R θ_{JA} Junction-to-free air | 14.2 | 0 |
| 3 | R θ_{JA} Junction-to-free air | 12.3 | 100 |
| 4 | R θ_{JA} Junction-to-free air | 10.2 | 250 |
| 5 | R θ_{JA} Junction-to-free air | 8.6 | 500 |

[†] LFPM = Linear Feet Per Minute



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|---------------|--------------|--------------------|------|----------------|-----------------|-------------------------|----------------------|--------------|---|-------------------------|
| TMS320C6201GJC200 | ACTIVE | FCBGA | GJC | 352 | 24 | TBD | SNPB | Level-4-220C-72 HR | 0 to 90 | TMS320C6201GJC @ 1999 TI 320C6201 200 | Samples |
| TMS320C6201GJCA200 | ACTIVE | FCBGA | GJC | 352 | 24 | TBD | SNPB | Level-4-220C-72 HR | -40 to 105 | TMS320C6201GJC @ 1999 TI 320C6201 A200 | Samples |
| TMS320C6201GJLA200 | ACTIVE | FCBGA | GJL | 352 | 40 | TBD | SNPB | Level-4-220C-72 HR | -40 to 105 | TMS320C6201GJL @ 1999 TI 320C6201 A200 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMS320C6201 :


- Enhanced Product: [SM320C6201-EP](#)

NOTE: Qualified Version Definitions:

- Enhanced Product - Supports Defense, Aerospace and Medical Applications

GGP (S-PBGA-N352)


PLASTIC BALL GRID ARRAY (CAVITY DOWN)



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Thermally enhanced plastic package with metal heat slug (HSL)

GJC (S-PBGA-N352)


PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Thermally enhanced plastic package with heat slug (HSL).
 D. Flip chip application only
 E. Possible protrusion in this area, but within 3,50 max package height specification
 F. Falls within JEDEC MO-151/BAR-2

GJL (S-PBGA-N352)

PLASTIC BALL GRID ARRAY



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Thermally enhanced plastic package with heat slug (HSL)
 - Flip chip application only
 - Possible protrusion in this area, but within 3,50 max package height specification
 - Falls within JEDEC MO-151/AAL-1

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated