www.ti.com

DS25CP102 3.125 Gbps 2X2 LVDS Crosspoint Switch with Transmit Pre-Emphasis and Receive Equalization

Check for Samples: DS25CP102

FEATURES

- DC 3.125 Gbps Low Jitter, Low Skew, Low Power Operation
- Pin Configurable, Fully Differential, Non-Blocking Architecture
- Pin Selectable Transmit Pre-Emphasis and Receive Equalization Eliminate Data Dependant Jitter
- Wide Input Common Mode Voltage Range Allows DC-Coupled Interface to CML and LVPECL Drivers
- On-Chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count, Minimizes Board Space
- 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 4 mm x 4 mm WQFN-16 Space Saving Package

APPLICATIONS

- High-Speed Channel Select Applications
- Clock and Data Buffering and Muxing
- OC-48 / STM-16
- SD/HD/3GHD SDI Routers

DESCRIPTION

The DS25CP102 is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.

The DS25CP102 features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).


Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device insertion and return losses, reduce component count and further minimize board space.

M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Typical Application



Block Diagram



Connection Diagram



www.ti.com

PIN DESCRIPTIONS

Pin Name	Pin Number	I/O, Type	Pin Description
IN0+, IN0- , IN1+, IN1-	1, 2, 3, 4	I, LVDS	Inverting and non-inverting high speed LVDS input pins.
OUT0+, OUT0-, OUT1+, OUT1-	12, 11, 10, 9	O, LVDS	Inverting and non-inverting high speed LVDS output pins.
SEL0, SEL1	7, 8	I, LVCMOS	Switch configuration pins. There is a 20k pulldown resistor on this pin.
EN0, EN1	14, 13	I, LVCMOS	Output enable pins. There is a 20k pulldown resistor on this pin.
PE	15	I, LVCMOS	Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin.
EQ	6	I, LVCMOS	Receive Equalization select pin. There is a 20k pulldown resistor on this pin.
VDD	16	Power	Power supply pin.
GND	5, DAP	Power	Ground pin and Device Attach Pad (DAP) ground.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Absolute Maximum Ratings	
Supply Voltage	-0.3V to +4V
LVCMOS Input Voltage	$-0.3V$ to $(V_{CC} + 0.3V)$
LVDS Input Voltage	-0.3V to +4V
Differential Input Voltage VID	1.0V
LVDS Output Voltage	$-0.3V$ to $(V_{CC} + 0.3V)$
LVDS Differential Output Voltage	0V to 1.0V
LVDS Output Short Circuit Current Duration	5 ms
Junction Temperature	+150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature Range	
Soldering (4 sec.)	+260°C
Maximum Package Power Dissipation at 25°C	
RGH0016A Package	2.99W
Derate RGH0016A Package	23.9 mW/°C above +25°C
Package Thermal Resistance	
θ_{JA}	+41.8°C/W
θ _{JC}	+6.9°C/W
ESD Susceptibility	
HBM ⁽³⁾	≥8 kV
MM ⁽⁴⁾	≥250V
CDM ⁽⁵⁾	≥1250V

^{(1) &}quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Product Folder Links: DS25CP102

⁽²⁾ If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

⁽³⁾ Human Body Model, applicable std. JESD22-A114C

⁴⁾ Machine Model, applicable std. JESD22-A115-A

⁽⁵⁾ Field Induced Charge Device Model, applicable std. JESD22-C101-C



Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Receiver Differential Input Voltage (V _{ID})	0		1	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C

DC Electrical Characteristics (1)(2)(3)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMO	S DC SPECIFICATIONS		,			
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
I _{IH}	High Level Input Current	$V_{IN} = 3.6V$ $V_{CC} = 3.6V$	40	175	250	μΑ
I _{IL}	Low Level Input Current	$V_{IN} = GND$ $V_{CC} = 3.6V$		0	±10	μΑ
V_{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}, V_{CC} = 0 \text{V}$		-0.9	-1.5	V
LVDS IN	IPUT DC SPECIFICATIONS					
V_{ID}	Input Differential Voltage		0		1	V
V_{TH}	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC}-0.05V$		0	+100	mV
V_{TL}	Differential Input Low Threshold		-100	0		mV
V_{CMR}	Common Mode Voltage Range	V _{ID} = 100 mV	0.05		V _{CC} - 0.05	V
I _{IN}	Input Current	$V_{IN} = +3.6V \text{ or } 0V$ $V_{CC} = 3.6V \text{ or } 0V$		±1	±10	μΑ
C _{IN}	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R_{IN}	Input Termination Resistor	Between IN+ and IN-		100		Ω
LVDS O	UTPUT DC SPECIFICATIONS					
V_{OD}	Differential Output Voltage		250	350	450	mV
ΔV_{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
V_{OS}	Offset Voltage		1.05	1.2	1.375	V
ΔV_{OS}	Change in Magnitude of V _{OS} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
Ios	Output Short Circuit Current (4)	OUT to GND		-35	-55	mA
		OUT to V _{CC}		7	55	mA
C _{OUT}	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R _{OUT}	Output Termination Resistor	Between OUT+ and OUT-		100		Ω
SUPPLY	CURRENT					
I _{CC}	Supply Current	PE = OFF, EQ = OFF		77	90	mA
I _{CCZ}	Supply Current with Outputs Disabled	EN0 = EN1 = 0		23	29	mA

⁽¹⁾ The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

⁽²⁾ Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD}.

⁽³⁾ Typical values represent most likely parametric norms for V_{CC} = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

⁽⁴⁾ Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.



AC Electrical Characteristics (1)

Over recommended operating supply and temperature ranges unless otherwise specified. (2) (3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
LVDS OUTPUT	AC SPECIFICATIONS						
t _{PLHD}	Differential Propagation Delay Low to High	P 1000	$R_L = 100\Omega$		365	500	ps
t _{PHLD}	Differential Propagation Delay High to Low	K _L = 100Ω			345	500	ps
t _{SKD1}	Pulse Skew t _{PLHD} - t _{PHLD} (4)				20	55	ps
t _{SKD2}	Channel to Channel Skew (5)				12	25	ps
t _{SKD3}	Part to Part Skew, (6)				50	150	ps
t _{LHT}	Rise Time	D 1000			65	120	ps
t _{HLT}	Fall Time	$R_L = 100\Omega$			65	120	ps
t _{ON}	Output Enable Time	ENn = LH to output	active		7	20	μs
t _{OFF}	Output Disable Time	ENn = HL to output	inactive		5	12	ns
t _{SEL}	Select Time	SELn LH or HL to o	output		3.5	12	ns
JITTER PERFO	DRMANCE WITH EQ = Off, PE = Off (Figur	e 5)			•		
t _{RJ1}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2}	No Test Channels	V _{CM} = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
t _{DJ1}	Deterministic Jitter (Peak to Peak) No Test Channels	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		6	22	ps
t _{DJ2}	No Test Channels (8)	$V_{CM} = 1.2V$ K28.5 (NRZ)	3.125 Gbps		6	22	ps
t _{TJ1}	Total Jitter (Peak to Peak)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.03	0.08	UI _{P-P}
t _{TJ2}	No Test Channels	V _{CM} = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.05	0.11	UI _{P-P}
JITTER PERFO	DRMANCE WITH EQ = Off, PE = On (Figur	e 6, Figure 9)					
t _{RJ1B}	Random Jitter (RMS Value)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.5	1	ps
t _{RJ2B}	Test Channel B	V _{CM} = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
t _{DJ1B}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		3	12	ps
t _{DJ2B}	Test Channel B	$V_{CM} = 1.2V$ K28.5 (NRZ)	3.125 Gbps		3	12	ps
t _{TJ1B}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.03	0.06	UI _{P-P}
t _{TJ2B}	Test Channel B	$V_{CM} = 1.2V$ PRBS-23 (NRZ)	3.125 Gbps		0.04	0.09	UI _{P-P}
JITTER PERFC	DRMANCE WITH EQ = On, PE = Off (Figur	e 7, Figure 9)		•	•		*
t _{RJ1D}	Random Jitter (RMS Value)	V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2D}	Test Channel D	V _{CM} = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
t _{DJ1D}	Deterministic Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		16	24	ps
t _{DJ2D}	Test Channel D	$V_{CM} = 1.2V$ K28.5 (NRZ)	3.125 Gbps		12	24	ps

- (1) Specification is guaranteed by characterization and is not tested in production.
- (2) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
- (3) Typical values represent most likely parametric norms for V_{CC} = +3.3V and T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
- (4) t_{SKD1}, |t_{PLHD} t_{PHLD}|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (5) t_{SKD2}, Channel to Channel Skew, is the difference in propagation delay (t_{PLHD} or t_{PHLD}) among all output channels in Broadcast mode (any one input to all outputs).
- (6) t_{SKD3}, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.
- (7) Measured on a clock edge with a histogram and an accumulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
- (8) Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted algebraically.
- 9) Measured on an eye diagram with a histogram and an accumulation of 3500 histogram hits. Input stimulus jitter is subtracted.



AC Electrical Characteristics (1) (continued)

Over recommended operating supply and temperature ranges unless otherwise specified. (2) (3)

Symbol	Parameter	Cond	Conditions		Тур	Max	Units
t _{TJ1D}	Total Jitter (Peak to Peak)	V _{ID} = 350 mV	2.5 Gbps		0.07	0.11	UI _{P-P}
t _{TJ2D}	Test Channel D	$V_{CM} = 1.2V$ PRBS-23 (NRZ)	3.125 Gbps		0.07	0.11	UI _{P-P}
JITTER PERFO	RMANCE WITH EQ = On, PE = On (Figu	re 8, Figure 9)	•				
t _{RJ1BD}	Random Jitter (RMS Value) Input Test Channel D Output Test Channel B	V _{ID} = 350 mV	2.5 Gbps		0.5	1	ps
t _{RJ2BD}		V _{CM} = 1.2V Clock (RZ)	3.125 Gbps		0.5	1	ps
t _{DJ1BD}	Deterministic Jitter (Peak to Peak) Input Test Channel D Output Test Channel B	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		14	31	ps
t _{DJ2BD}		V _{CM} = 1.2V K28.5 (NRZ)	3.125 Gbps		6	21	ps
t _{TJ1BD}	Total Jitter (Peak to Peak)	$V_{ID} = 350 \text{ mV}$	2.5 Gbps		0.08	0.15	UI _{P-P}
t _{TJ2BD}	Input Test Channel D Output Test Channel B (9)	V _{CM} = 1.2V PRBS-23 (NRZ)	3.125 Gbps		0.10	0.16	UI _{P-P}

DC TEST CIRCUITS




Figure 1. Differential Driver DC Test Circuit

AC Test Circuits and Timing Diagrams




Figure 2. Differential Driver AC Test Circuit




Figure 3. Propagation Delay Timing Diagram






Figure 4. LVDS Output Transition Times

Pre-Emphasis and Equalization Test Circuits




Figure 5. Jitter Performance Test Circuit




Figure 6. Pre-Emphasis Performance Test Circuit




Figure 7. Equalization Performance Test Circuit






Figure 8. Pre-Emphasis and Equalization Performance Test Circuit




Figure 9. Test Channel Block Diagram

Test Channel Loss Characteristics

The test channel was fabricated with Polyclad PCL-FR-370-Laminate/PCL-FRP-370 Prepreg materials (Dielectric constant of 3.7 and Loss Tangent of 0.02). The edge coupled differential striplines have the following geometries: Trace Width (W) = 5 mils, Gap (S) = 5 mils, Height (B) = 16 mils.

Test Channel	Length		Insertion Loss (dB)				
	(inches)	500 MHz	750 MHz	1000 MHz	1250 MHz	1500 MHz	1560 MHz
Α	10	-1.2	-1.7	-2.0	-2.4	-2.7	-2.8
В	20	-2.6	-3.5	-4.1	-4.8	-5.5	-5.6
С	30	-4.3	-5.7	-7.0	-8.2	-9.4	-9.7
D	15	-1.6	-2.2	-2.7	-3.2	-3.7	-3.8
Е	30	-3.4	-4.5	-5.6	-6.6	-7.7	-7.9
F	60	-7.8	-10.3	-12.4	-14.5	-16.6	-17.0



Functional Description

The DS25CP102 is a 3.125 Gbps 2x2 LVDS digital crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables.

Table 1. Switch Configuration Truth Table

SEL1	SEL0	OUT1	OUT0
0	0	IN0	IN0
0	1	IN0	IN1
1	0	IN1	IN0
1	1	IN1	IN1

Table 2. Output Enable Truth Table

EN1	EN0	OUT1	OUT0
0	0	Disabled	Disabled
0	1	Disabled	Enabled
1	0	Enabled	Disabled
1	1	Enabled	Enabled

In addition, the DS25CP102 has a pre-emphasis control pin for switching the transmit pre-emphasis to ON and OFF setting and an equalization control pin for switching the receive equalization to ON and OFF setting. The following are the transmit pre-emphasis and receive equalization truth tables.

Table 3. Transmit Pre-Emphasis Truth Table (1)

OUTPUTS OUT0 and OUT1				
CONTROL Pin (PE) State	Pre-Emphasis Level			
0	OFF			
1	ON			

(1) Transmit Pre-Emphasis Level Selection

Table 4. Receive Equalization Truth Table (1)

INPUTS IN0 and IN1				
CONTROL Pin (EQ) State	Equalization Level			
0	OFF			
1	ON			

(1) Receive Equalization Level Selection

Input Interfacing

The DS25CP102 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS25CP102 can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25CP102 inputs are internally terminated with a 100Ω resistor.




Figure 10. Typical LVDS Driver DC-Coupled Interface to DS25CP102 Input

Submit Documentation Feedback Product Folder Links: DS25CP102






Figure 11. Typical CML Driver DC-Coupled Interface to DS25CP102 Input




Figure 12. Typical LVPECL Driver DC-Coupled Interface to DS25CP102 Input

Output Interfacing

The DS25CP102 outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accommodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Figure 13. Typical DS25CP102 Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



Typical Performance Characteristics




Figure 14. Total Jitter as a Function of Data Rate




Figure 16. Residual Jitter as a Function of Data Rate, FR4 Stripline Length and PE Level




Figure 15. Total Jitter as a Function of Input Common Mode Voltage





Figure 17. Residual Jitter as a Function of Data Rate, FR4 Stripline Length and EQ Level



Typical Performance Characteristics (continued)






Figure 18. Supply Current as a Function of Data Rate and PE Level

Figure 20. A 3.125 Gbps NRZ PRBS-7 without PE or EQ After 40" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV

Figure 19. A 3.125 Gbps NRZ PRBS-7 without PE or EQ After 2" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV




Figure 21. A 3.125 Gbps NRZ PRBS-7 with PE After 40" Differential FR-4 Stripline H: 50 ps / DIV, V: 100 mV / DIV





REVISION HISTORY

Cł	Changes from Revision D (March 2013) to Revision E				
•	Changed layout of National Data Sheet to TI format		12		



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS25CP102TSQ/NOPB	ACTIVE	WQFN	RGH	16	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	2C102SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	•	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS25CP102TSQ/NOPB	WQFN	RGH	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015




*All dimensions are nominal

	Device Package		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS2	CP102TSQ/NOPB	WQFN	RGH	16	1000	210.0	185.0	35.0	



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated