

DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link - 65 MHz

Check for Samples: [DS90CF563](#), [DS90CF564](#)

FEATURES

- 20 to 65 MHz Shift Clk Support
- Up to 171 Mbytes/s Bandwidth
- Cable Size is Reduced to Save Cost
- 290 mV Swing LVDS Devices for Low EMI
- Low Power CMOS Design (< 550 mW typ)
- Power-down Mode Saves Power (< 0.25 mW)
- PLL Requires No External Components
- Low Profile 48-Lead TSSOP Package
- Falling Edge Data Strobe
- Compatible with TIA/EIA-644 LVDS Standard
- Single Pixel Per Clock XGA (1024 x 768)
- Supports VGA, SVGA, XGA and Higher
- 1.3 Gbps Throughput

DESCRIPTION

The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CF564 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 171 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Block Diagram




Figure 1. DS90CF563
DS90CF563MTD is no longer available.





Figure 2. DS90CF564
See Package Number DGG0048A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Application



Absolute Maximum Ratings⁽¹⁾⁽²⁾

| | | | |
|---|------------------------------|-----------|----------------------|
| Supply Voltage (V_{CC}) | -0.3V to +6V | | |
| CMOS/TTL Input Voltage | -0.3V to ($V_{CC} + 0.3V$) | | |
| CMOS/TTL Output Voltage | -0.3V to ($V_{CC} + 0.3V$) | | |
| LVDS Receiver Input Voltage | -0.3V to ($V_{CC} + 0.3V$) | | |
| LVDS Driver Output Voltage | -0.3V to ($V_{CC} + 0.3V$) | | |
| LVDS Output Short Circuit Duration | Continuous | | |
| Junction Temperature | +150°C | | |
| Storage Temperature | -65°C to +150°C | | |
| Lead Temperature (Soldering, 4 sec) | +260°C | | |
| Maximum Package Power Dissipation @ +25°C | DGG0048A (TSSOP) Package: | DS90CF563 | 1.98W |
| | | DS90CF564 | 1.89W |
| | Package Derating: | DS90CF563 | 16 mW/°C above +25°C |
| | | DS90CF564 | 15 mW/°C above +25°C |

This device does not meet 2000V ESD rating ⁽³⁾.

- (1) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (2) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. The "Electrical Characteristics" specify conditions for device operation.
- (3) ESD Rating: HBM (1.5 kΩ, 100 pF) PLL $V_{CC} \geq 1000V$ All other pins $\geq 2000V$ EIAJ (0Ω, 200 pF) $\geq 150V$

Recommended Operating Conditions

| | Min | Nom | Max | Units |
|--|------|-----|------|-------------------|
| Supply Voltage (V_{CC}) | 4.75 | 5.0 | 5.25 | V |
| Operating Free Air Temperature (T_A) | -10 | +25 | +70 | °C |
| Receiver Input Range | 0 | | 2.4 | V |
| Supply Noise Voltage (V_{CC}) | | | 100 | mV _{P-P} |

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------------------------|---------------------------|--------------------|-----|-----|----------|-------|
| CMOS/TTL DC SPECIFICATIONS | | | | | | |
| V_{IH} | High Level Input Voltage | | 2.0 | | V_{CC} | V |
| V_{IL} | Low Level Input Voltage | | GND | | 0.8 | V |
| V_{OH} | High Level Output Voltage | $I_{OH} = -0.4$ mA | 3.8 | 4.9 | | V |
| V_{OL} | Low Level Output Voltage | $I_{OL} = 2$ mA | | 0.1 | 0.3 | V |

Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Conditions | Min | Typ | Max | Units | |
|--|--|---|------------------------|-----------|-----------|---------------|---------------|
| V_{CL} | Input Clamp Voltage | $I_{CL} = -18 \text{ mA}$ | | -0.7 9 | -1.5 | V | |
| I_{IN} | Input Current | $V_{IN} = V_{CC}, \text{GND}, 2.5\text{V}$ or 0.4V | | ± 5.1 | ± 10 | μA | |
| I_{OS} | Output Short Circuit Current | $V_{OUT} = 0\text{V}$ | | | -120 | mA | |
| LVDS DRIVER DC SPECIFICATIONS | | | | | | | |
| V_{OD} | Differential Output Voltage | $R_L = 100\Omega$ | 250 | 290 | 450 | mV | |
| ΔV_{OD} | Change in V_{OD} between Complementary Output States | | | | 35 | mV | |
| V_{CM} | Common Mode Voltage | | 1.1 | 1.25 | 1.37 5 | V | |
| ΔV_{CM} | Change in V_{CM} between Complementary Output States | | | | 35 | mV | |
| V_{OH} | High Level Output Voltage | | | 1.3 | 1.6 | V | |
| V_{OL} | Low Level Output Voltage | | 0.9 | 1.01 | | V | |
| I_{OS} | Output Short Circuit Current | $V_{OUT} = 0\text{V}, R_L = 100\Omega$ | | -2.9 | -5 | mA | |
| I_{OZ} | Output TRI-STATE Current | Power Down = 0V , $V_{OUT} = 0\text{V}$ or V_{CC} | | ± 1 | ± 10 | μA | |
| LVDS RECEIVER DC SPECIFICATIONS | | | | | | | |
| V_{TH} | Differential Input High Threshold | $V_{CM} = +1.2\text{V}$ | | | +100 | mV | |
| V_{TL} | Differential Input Low Threshold | | -100 | | | mV | |
| I_{IN} | Input Current | $V_{IN} = +2.4\text{V}$ | $V_{CC} = 5.5\text{V}$ | | ± 10 | μA | |
| | | $V_{IN} = 0\text{V}$ | | | ± 10 | μA | |
| TRANSMITTER SUPPLY CURRENT | | | | | | | |
| I_{CCTW} | Transmitter Supply Current, Worst Case | $R_L = 100\Omega, C_L = 5 \text{ pF}$, Worst Case Pattern (Figure 3, Figure 5) | $f = 32.5 \text{ MHz}$ | | 49 | 63 | mA |
| | | | $f = 37.5 \text{ MHz}$ | | 51 | 64 | mA |
| | | | $f = 65 \text{ MHz}$ | | 70 | 84 | mA |
| I_{CCTG} | Transmitter Supply Current, 16 Grayscale | $R_L = 100\Omega, C_L = 5 \text{ pF}$, 16 Grayscale Pattern (Figure 4, Figure 5) | $f = 32.5 \text{ MHz}$ | | 40 | 55 | mA |
| | | | $f = 37.5 \text{ MHz}$ | | 41 | 55 | mA |
| | | | $f = 65 \text{ MHz}$ | | 55 | 67 | mA |
| I_{CCTZ} | Transmitter Supply Current, Power Down | Power Down = Low | | | 1 | 25 | μA |
| RECEIVER SUPPLY CURRENT | | | | | | | |
| I_{CCRW} | Receiver Supply Current, Worst Case | $C_L = 8 \text{ pF}$, Worst Case Pattern (Figure 3, Figure 6) | $f = 32.5 \text{ MHz}$ | | 64 | 77 | mA |
| | | | $f = 37.5 \text{ MHz}$ | | 70 | 85 | mA |
| | | | $f = 65 \text{ MHz}$ | | 110 | 140 | mA |
| I_{CCRG} | Receiver Supply Current, 16 Grayscale | $C_L = 8 \text{ pF}$, 16 Grayscale Pattern (Figure 4, Figure 6) | $f = 32.5 \text{ MHz}$ | | 35 | 55 | mA |
| | | | $f = 37.5 \text{ MHz}$ | | 37 | 55 | mA |
| | | | $f = 65 \text{ MHz}$ | | 55 | 67 | mA |
| I_{CCRZ} | Receiver Supply Current, Power Down | Power Down = Low | | | 1 | 10 | μA |

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Min | Typ | Max | Units |
|--------|---|-----|------|-----|-------|
| LLHT | LVDS Low-to-High Transition Time (Figure 5) | | 0.75 | 1.5 | ns |
| LHLT | LVDS High-to-Low Transition Time (Figure 5) | | 0.75 | 1.5 | ns |
| TCIT | TxCLK IN Transition Time (Figure 7) | | | 8 | ns |
| TCCS | TxOUT Channel-to-Channel Skew ⁽¹⁾ (Figure 8) | | | 350 | ps |

(1) This limit based on bench characterization.

Transmitter Switching Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

| Symbol | Parameter | Min | Typ | Max | Units | |
|--------|---|------------|-------|----------------------|-------|----|
| TCCD | TxCLK IN to TxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (Figure 11) | 3.5 | | 8.5 | ns | |
| TCIP | TxCLK IN Period (Figure 9) | 15 | T | 50 | ns | |
| TCIH | TxCLK IN High Time (Figure 9) | 0.35T | 0.5T | 0.65T | ns | |
| TCIL | TxCLK IN Low Time (Figure 9) | 0.35T | 0.5T | 0.65T | ns | |
| TSTC | TxIN Setup to TxCLK IN (Figure 9) | f = 65 MHz | 5 | 3.5 | ns | |
| THTC | TxIN Hold to TxCLK IN (Figure 9) | | 2.5 | 1.5 | ns | |
| TPDD | Transmitter Powerdown Delay (Figure 20) | | | 100 | ns | |
| TPLLS | Transmitter Phase Lock Loop Set (Figure 13) | | | 10 | ms | |
| TPPos0 | Transmitter Output Pulse Position 0 (Figure 15) | | -0.30 | 0 | 0.30 | ns |
| TPPos1 | Transmitter Output Pulse Position 1 | | 1.70 | 1/7 T _{clk} | 2.50 | ns |
| TPPos2 | Transmitter Output Pulse Position 2 | | 3.60 | 2/7 T _{clk} | 4.50 | ns |
| TPPos3 | Transmitter Output Pulse Position 3 | | 5.90 | 3/7 T _{clk} | 6.75 | ns |
| TPPos4 | Transmitter Output Pulse Position 4 | | 8.30 | 4/7 T _{clk} | 9.00 | ns |
| TPPos5 | Transmitter Output Pulse Position 5 | | 10.40 | 5/7 T _{clk} | 11.10 | ns |
| TPPos6 | Transmitter Output Pulse Position 6 | | 12.70 | 6/7 T _{clk} | 13.40 | ns |

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Min | Typ | Max | Units | |
|--------|---|---|-----|-----|-------|----|
| CLHT | CMOS/TTL Low-to-High Transition Time (Figure 6) | | 2.5 | 4.0 | ns | |
| CHLT | CMOS/TTL High-to-Low Transition Time (Figure 6) | | 2.0 | 3.5 | ns | |
| RCOP | RxCLK OUT Period | | 15 | T | 50 | ns |
| RCOH | RxCLK OUT High Time | f = 65 MHz | 7.8 | 9 | ns | |
| RCOL | RxCLK OUT Low Time | f = 65 MHz | 3.8 | 5 | ns | |
| RSRC | RxOUT Setup to RxCLK OUT | f = 65 MHz | 2.5 | 4.2 | ns | |
| RHRC | RxOUT Hold to RxCLK OUT | f = 65 MHz | 4.0 | 5.2 | ns | |
| RCCD | RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (Figure 12) | | 6.4 | | 10.7 | ns |
| RPLLS | Receiver Phase Lock Loop Set (Figure 14) | | | 10 | ms | |
| RSKM | RxIN Skew Margin ⁽¹⁾ (Figure 16) | V _{CC} = 5V, T _A = 25°C | 600 | | ps | |
| RPDD | Receiver Powerdown (Figure 19) | | | 1 | μs | |

- (1) Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter output skew (TCCS) and the setup and hold time (internal data sampling window), allowing for LVDS cable skew dependent on type/length and source clock (TxCLK IN) jitter.

$$RSKM \geq \text{cable skew (the, length)} + \text{source clock jitter (cycle to cycle)}$$

AC Timing Diagrams





Figure 3. "Worst Case" Test Pattern



- (1) The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
- (2) The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- (3) Figure 3 and Figure 4 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- (4) Recommended pin to signal mapping. Customer may choose to define differently.

Figure 4. "16 Grayscale" Test Pattern



Figure 5. DS90CF563 (Transmitter) LVDS Output Load and Transition Times




Figure 6. DS90CF564 (Receiver) CMOS/TTL Output Load and Transition Times





Figure 7. DS90CF563 (Transmitter) Input Clock Transition Time



Note: Measurements at $V_{diff} = 0V$
Note: TCCS measured between earliest and latest LVDS edges.
Note: TxCLK Differential High→Low Edge

Figure 8. DS90CF563 (Transmitter) Channel-to-Channel Skew and Pulse Width




Figure 9. DS90CF563 (Transmitter) Setup/Hold and High/Low Times




Figure 10. DS90CF564 (Receiver) Clock In to Clock Out Delay




Figure 11. DS90CF563 (Transmitter) Clock In to Clock Out Delay




Figure 12. DS90CF564 (Receiver) Clock In to Clock Out Delay




Figure 13. DS90CF563 (Transmitter) Phase Lock Loop Set Time




Figure 14. DS90CF564 (Receiver) Phase Lock Loop Set Time





Figure 15. Transmitter LVDS Output Pulse Position Measurement



SW—Setup and Hold Time (Internal Data Sampling Window)
 TCCS—Transmitter Output Skew
 $RSKM \geq \text{Cable Skew (type, length)} + \text{Source Clock Jitter (cycle to cycle)}$
 Cable Skew—typically 10 ps–40 ps per foot

Figure 16. Receiver LVDS Input Skew Margin




Figure 17. Seven Bits of LVDS in One Clock Cycle




Figure 18. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CF563)




Figure 19. Receiver Powerdown Delay




Figure 20. Transmitter Powerdown Delay


DS90CF563 Pin Descriptions—FPD Link Transmitter

| Pin Name | I/O | No. | Description |
|------------------------------|-----|-----|---|
| TxIN | I | 21 | TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable) |
| TxOUT+ | O | 3 | Positive LVDS differential data output |
| TxOUT- | O | 3 | Negative LVDS differential data output |
| FPSHIFT IN | I | 1 | TTL level clock input. The falling edge acts as data strobe |
| TxCLK OUT+ | O | 1 | Positive LVDS differential clock output |
| TxCLK OUT- | O | 1 | Negative LVDS differential clock output |
| $\overline{\text{PWR DOWN}}$ | I | 1 | TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down |
| V_{CC} | I | 4 | Power supply pins for TTL inputs |
| GND | I | 5 | Ground pins for TTL inputs |
| PLL V_{CC} | I | 1 | Power supply pin for PLL |
| PLL GND | I | 2 | Ground pins for PLL |
| LVDS V_{CC} | I | 1 | Power supply pin for LVDS outputs |
| LVDS GND | I | 3 | Ground pins for LVDS outputs |

DS90CF564 Pin Descriptions—FPD Link Receiver

| Pin Name | I/O | No. | Description |
|------------------------------|-----|-----|--|
| RxIN+ | I | 3 | Positive LVDS differential data inputs |
| RxIN- | I | 3 | Negative LVDS differential data inputs |
| RxOUT | O | 21 | TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable) |
| RxCLK IN+ | I | 1 | Positive LVDS differential clock input |
| RxCLK IN- | I | 1 | Negative LVDS differential clock input |
| FPSHIFT OUT | O | 1 | TTL level clock output. The falling edge acts as data strobe |
| $\overline{\text{PWR DOWN}}$ | I | 1 | TTL level input. Assertion (low input) maintains the receiver outputs in the previous state |
| V_{CC} | I | 4 | Power supply pins for TTL outputs |
| GND | I | 5 | Ground pins for TTL outputs |
| PLL V_{CC} | I | 1 | Power supply for PLL |
| PLL GND | I | 2 | Ground pin for PLL |
| LVDS V_{CC} | I | 1 | Power supply pin for LVDS inputs |
| LVDS GND | I | 3 | Ground pins for LVDS inputs |

Connection Diagram



REVISION HISTORY

| Changes from Revision D (April 2013) to Revision E | Page |
|--|------|
| • Changed layout of National Data Sheet to TI format | 11 |

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp (3) | Op Temp (°C) | Top-Side Markings (4) | Samples |
|--------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| DS90CF564MTD/NOPB | ACTIVE | TSSOP | DGG | 48 | 38 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -10 to 70 | DS90CF564MTD >B | Samples |
| DS90CF564MTDX/NOPB | ACTIVE | TSSOP | DGG | 48 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -10 to 70 | DS90CF564MTD >B | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated