# **Single 2-Input NAND Gate**

The NL17SH00 is an advanced high speed CMOS 2–input NAND gate fabricated with silicon gate CMOS technology.

The internal circuit is composed of multiple stages, including a buffer output which provides high noise immunity and stable output.

The NL17SH00 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the NL17SH00 to be used to interface 5.0 V circuits to 3.0 V circuits.

#### Features

- High Speed:  $t_{PD} = 3.0 \text{ ns}$  (Typ) at  $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 1 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- These are Pb–Free Devices




Figure 1. Pinout (Top View)



Figure 2. Logic Symbol



## **ON Semiconductor®**

http://onsemi.com

#### MARKING DIAGRAM





A = Specific Device Code M = Month Code

PIN ASSIGNMENT					
1	IN A				
2	GND				
3	IN B				
4	OUT Y				
5	V <sub>CC</sub>				

## FUNCTION TABLE

Inp	uts	Output
А	В	Ŷ
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	DC Input Diode Current	-20	mA
I <sub>ОК</sub>	DC Output Diode Current	±20	mA
I <sub>OUT</sub>	DC Output Current	±25	mA
Icc	DC Supply Current per Supply Pin	50	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+150	°C
PD	Power Dissipation in Still Air	50	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
ILATCHUP	Latchup Performance Above V <sub>CC</sub> and Below GND at 125°C (Note 1)	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage		0.0	5.5	V
V <sub>OUT</sub>	DC Output Voltage		0.0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time $ \begin{array}{c} V_{CC} = 3.3 \ V \pm 0.1 \\ V_{CC} = 5.0 \ V \pm 0.1 \end{array} $	3 V 5 V	0 0	100 20	ns/V

#### DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

### DC ELECTRICAL CHARACTERISTICS


			v <sub>cc</sub>	٦	A = 25°C	)	T <sub>A</sub> ≤	85°C	−55°C t	o 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		2.0 3.0 4.5 5.5			0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65	V
V <sub>OH</sub>	Minimum High-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \ \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OH} = -4 \text{ mA} \\ I_{OH} = -8 \text{ mA} \end{array}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V <sub>OL</sub>	Maximum Low–Level Output Voltage $V_{IN} = V_{IH}$ or $V_{IL}$	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \ \mu A$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ I_{OL} = 4 \text{ mA} \\ I_{OL} = 8 \text{ mA} \end{array}$	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μA
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			1.0		10		40	μA

### AC ELECTRICAL CHARACTERISTICS Input $t_r = t_f = 3.0 \text{ ns}$


			T <sub>A</sub> = 25°C		$T_A = 25^{\circ}C$ $T_A \leq 85^{\circ}C$		85°C	– 55°C t	to 125°C	
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A or B to Y	$\begin{array}{c} V_{CC} = 3.3 \ \pm \ 0.3 \ V \ \ C_L = 15 \ pF \\ C_L = 50 \ pF \end{array}$		4.5 5.6	7.9 11.4		9.5 13.0		11.0 15.5	ns
		$\begin{array}{c} V_{CC} = 5.0 \ \pm \ 0.5 \ V \\ C_L = 15 \ pF \\ C_L = 50 \ pF \end{array}$		3.0 3.8	5.5 7.5		6.5 8.5		8.0 10.0	
C <sub>IN</sub>	Maximum Input Capacitance			5.5	10		10		10	pF
			Typical @ 25°C, V <sub>CC</sub> = 5.0 V							
C <sub>PD</sub>	Power Dissipation Capacitance (Note 2)					10				pF

2.  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$ .  $C_{PD}$  is used to determine the no–load dynamic power consumption;  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$ .

## **NL17SH00**







\*Includes all probe and jig capacitance. A 1–MHz square input wave is recommended for propagation delay tests.

Figure 5. Test Circuit


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NL17SH00P5T5G	SOT-953 (Pb-Free)	8000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### PACKAGE DIMENSIONS

SOT-953 CASE 527AE ISSUE E











NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE



FLASH, PROTRUSIONS, OR GA								
MILLIMETERS								
MIN	NOM	MAX						
0.34	0.37	0.40						
0.10	0.15	0.20						
0.07	0.12	0.17						
0.95	1.00	1.05						
0.75	0.80	0.85						
	0.35 BS	С						
0.95	1.00	1.05						
0.175 REF								
0.05	0.10	0.15						
		0.15						
	MII 0.34 0.10 0.07 0.95 0.75 0.95	MILLIMETE   MIN NOM   0.34 0.37   0.10 0.15   0.075 0.12   0.95 1.00   0.75 0.80   0.35 BS   0.95 1.00   0.15 0.37   0.175 RE	MILLIMETERS   MIN NOM MAX   0.34 0.37 0.40   0.10 0.15 0.20   0.07 0.12 0.17   0.95 1.00 1.05   0.75 0.80 0.85   0.35 BSC 0.35 BSC   0.95 1.00 1.05   0.175 REF 0.05 0.15					

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NL17SH00/D

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NL17SH00P5T5G