


### 32K x 32 CacheRAM™ 3.3V Synchronous SRAM Burst Counter Single Cycle Deselect

- 32K x 32 memory configuration
- Supports high-performance system speed: Commercial and Industrial:
  - 5ns Clock-to-Data Access (100MHz)
  - 6ns Clock-to-Data Access (83MHz)
- Single-cycle deselect functionality (Compatible with Micron Part # MT58LC32K32D7LG-XX)
- **LBO** input selects interleaved or linear burst mode

IDT71V432

- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- Power down controlled by ZZ input
- Operates with a single 3.3V power supply (+10/-5%)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin guad flatpack (TQFP)
- Green parts available, see ordering information



### 3104 drw 01

OCTOBER 2014

# Functional Block Diagram

### IDT71V432, 32K x 32 CacheRAM

3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

### Description

The IDT71V432 is a 3.3V high-speed 1,048,576-bit CacheRAM organized as 32K x 32 with full support of the Pentium<sup>TM</sup> and PowerPC<sup>TM</sup> processor interfaces. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 100 MHz.

The IDT71V432 CacheRAM contains write, data, address, and control registers. Internal logic allows the CacheRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V432 can provide four cycles of data for a single address presented to the CacheRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected ( $\overline{ADV}$ =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the  $\overline{LBO}$  input pin.

The IDT71V432 CacheRAM utilizes high-performance, highvolume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for optimum board density in both desktop and notebook applications.

	jir eannar j	1	
A0-A14	Address Inputs	Input	Synchronous
ĈĒ	Chip Enable	Input	Synchronous
CS0, <del>CS</del> 1	Chips Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
$\overline{BW}_{1}$ , $\overline{BW}_{2}$ , $\overline{BW}_{3}$ , $\overline{BW}_{4}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ĀDV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O0–I/O31	Data Input/Output	I/O	Synchronous
Vdd	3.3V Power	Power	DC
Vss	Ground	Ground	DC

### Pin Description Summary

3104 tbl 01

# Pin Definitions<sup>(1)</sup>

		1/0		Description of the second s
Symbol	Pin Function	I/O	Active	Description
A0-A14	Address Inputs		N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overrightarrow{\text{ADSC}}$ Low or $\overrightarrow{\text{ADSP}}$ Low and $\overrightarrow{\text{CE}}$ Low.
ADSC	Address Status (Cache Controller)	Ι	LOW	Synchronous Address Status from Cache Controller. $\overline{\text{ADSC}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSC}}$ is NOT GATED by $\overline{\text{CE}}$ .
ADSP	Address Status (Processor)	Ι	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSP}}$ is gated by $\overline{\text{CE}}$ .
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	Ι	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW}_{1}-\overline{BW}_{4}$ . If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BWx}$ inputs are passed to the next stage in the circuit. A byte write can still be blocked if $\overline{ADSP}$ is LOW at the rising edge of CLK. If $\overline{ADSP}$ is HIGH and $\overline{BWx}$ is LOW at the rising edge of CLK then data will be written to the SRAM. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
B₩1 - B₩4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. $\overline{BW}_1$ controls I/O(7:0), $\overline{BW}_2$ controls I/O(15:8), etc. Any active byte write causes all outputs to be disabled. $\overline{ADSP}$ LOW disables all byte writes. $\overline{BW}_1$ - $\overline{BW}_4$ must meet specified setup and hold times with respect to CLK.
CE	Chip Enable	I	LOW	Synchronous chip enable. $\overline{CE}$ is used with CSo and $\overline{CS}$ 1 to enable the IDT71V432. $\overline{CE}$ also gates $\overline{ADSP}$ .
CLK	Clock	Ι	N/A	This is the clock input to the IDT71V432. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CSo is used with $\overline{CE}$ and $\overline{CS}{}^{1}$ to enable the chip.
$\overline{CS}_1$	Chip Select 1	Ι	LOW	Synchronous active LOW chip select. $\overline{CS}{}$ is used with $\overline{CE}$ and CS0 to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. GW supercedes individual byte write enables.
<b>I/O</b> 0 <b>–I/O</b> 31	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	Ι	LOW	Asynchronous burst order selection DC input. When $\overline{\text{LBO}}$ is HIGH the Interleaved (Intel) burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear (PowerPC) burst sequence is selected. $\overline{\text{LBO}}$ is a static DC input and must not change state while the device is operating.
ŌĒ	Output Enable	Ι	LOW	Asynchronous output enable. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled on the I/O pins. $\overline{\text{OE}}$ is gated internally by a delay circuit driven by $\overline{\text{CE}}$ , CSo, and $\overline{\text{CS}1}$ . In dual-bank mode, when the user is utilizing two banks of IDT71V432 and toggling back and forth between them using $\overline{\text{CE}}$ , the internal delay circuit delays the $\overline{\text{OE}}$ activation of the data output drivers by one cycle to prevent bus contention between the banks. When used in single bank mode $\overline{\text{CE}}$ , CSo, and $\overline{\text{CS}1}$ are all tied active and there is no output enable delay. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedence state.
VDD	Power Supply	N/A	N/A	3.3V power supply inputs.
Vss	Ground	N/A	N/A	Ground pins.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V432 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

### IDT71V432, 32K x 32 CacheRAM

3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

# Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Value	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Vterm <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vdd+0.5	V
Та	Operating Temperature	0 to +70	٥C
TBIAS	Temperature Under Bias	–55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	50	mA
			3104 tbl 05

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD and Input terminals only.

3. I/O terminals.

# Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	Vdd
Commercial	0°C to +70°C	0V	3.3V+10/-5%
Industrial	-40°C to +85°C	0V	3.3V+10/-5%

3104 tbl 03

3104 tbl 04

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	3.135	3.3	3.63	V
Vss	Ground	0	0	0	V
V⊪	Input High Voltage — Inputs	2.0	_	4.6 <sup>(2)</sup>	V
V⊪	Input High Voltage — I/O	2.0	_	VDD+0.3	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

#### NOTES:

1. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

2. VIH (max) = 6.0V for pulse width less than tcyc/2, once per cycle.

### Capacitance (TA = +25°C, f = 1.0MHz, TQFP package)


Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
Cin	Input Capacitance	Vin = 3dV	6	pF	
Ci/o	I/O Capacitance	Vout = 3dV	7	pF	

3104 tbl 06

### NOTE:

 This parameter is guaranteed by device characterization, but not production tested.

# **Pin Configuration**



Top View TQFP

#### 3104 drw 02

### NOTES:

- 1. Pin 14 can either be directly connected to VDD or not connected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

# IDT71V432, 32K x 32 CacheRAM 3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

# Synchronous Truth Table<sup>(1,2)</sup>

Operation	Address Used	CE	CS0	CS1	ADSP	ADSC	ADV	<u>G</u> ₩	BWE	<b>B₩</b> x	OE <sup>(3)</sup>	CLK	I/O
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Х	Х	Х	Х	Х	Ŷ	Hi-Z
Deselected Cycle, Power Down	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	$\uparrow$	Hi-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	$\uparrow$	Hi-Z
Deselected Cycle, Power Down	None	L	Х	Н	Х	L	Х	Х	Х	Х	Х	$\uparrow$	Hi-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	Ŷ	Hi-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	$\uparrow$	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	$\uparrow$	Hi-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	Х	L	$\uparrow$	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	$\uparrow$	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	$\uparrow$	Hi-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	$\uparrow$	Din
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Х	Х	Х	$\uparrow$	Din
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	$\uparrow$	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	Н	↑	Hi-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	↑	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	Ŷ	Hi-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	↑	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	↑	Hi-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	↑	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	↑	Hi-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L	Х	$\uparrow$	Din
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	↑	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L	Х	$\uparrow$	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	↑	Din
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	L	$\uparrow$	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	Н	$\uparrow$	Hi-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	L	$\uparrow$	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	Н	$\uparrow$	Hi-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	L	$\uparrow$	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	↑	Hi-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	Ŷ	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	$\uparrow$	Hi-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	Ŷ	Din
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	Ŷ	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	$\uparrow$	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	Ŷ	Din

### NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. ZZ = LOW for this table.

3.  $\overline{OE}$  is an asynchronous input.

3104 tbl 07

3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

# Synchronous Write Function Truth Table<sup>(1)</sup>

Operation	GW	BWE	BW1	BW2	BW3	BW4
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	Х	Х	Х	Х	Х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 <sup>(2)</sup>	Н	L	L	Н	Н	Н
Write Byte 2 <sup>(2)</sup>	Н	L	Н	L	Н	Н
Write Byte 3 <sup>(2)</sup>	Н	L	Н	Н	L	Н
Write Byte 4 <sup>(2)</sup>	Н	L	Н	Н	Н	L

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.

# Asynchronous Truth Table<sup>(1)</sup>

Operation <sup>(2)</sup>	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data Out (I/O0 - I/O31)	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z — Data In (I/Oo - I/O31)	Active
Deselected	Х	L	High-Z	Standby
Sleep	Х	Н	High-Z	Sleep

3104 tbl 09

3104 tbl 08

NOTES: 1. L = VIL, H = VIH, X = Don't Care.

2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

# Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequenc	Sequence 1		ence 2	Seque	ence 3	Sequence 4		
	A1	A0	A1	A0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	0	0	1	1	1	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0	
NOTE:	•				•			3104 tbl 10	

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

# Linear Burst Sequence Table (**LBO**=Vss)

	Se	Sequence 1		Sequence 2			Seque	Sequence 4		
	А	1 A0		A1	A0		A1	A0	A1	A0
First Address	(	) 0		0	1		1	0	1	1
Second Address	(	) 1		1	0		1	1	0	0
Third Address		I 0		1	1		0	0	0	1
Fourth Address <sup>(1)</sup>		1		0	0		0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V + 10/-5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μA
Lu	ZZ and $\overline{\text{LBO}}$ Input Leakage $\text{Current}^{(1)}$	VDD = Max., VIN = 0V to VDD	_	30	μA
Ilo	Output Leakage Current	$\overline{\text{CE}} \geq \text{Vih or } \overline{\text{OE}} \geq \text{Vih}, \text{ Vout} = \text{0V to Vdd}, \text{Vdd} = \text{Max}.$	_	5	μA
Vol	Output Low Voltage (I/O1–I/O31)	Iol = 5mA, Vdd = Min.	_	0.4	V
Vон	Output High Voltage (I/O1–I/O31)	Ioh = -5mA, Vdd = Min.	2.4		V

NOTE:

1. The LBO pin will be internally pulled to Vod if it is not actively driven in the application and the ZZ pin will be internally pulled to Vss if not actively driven.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (VDD = 3.3V +10/-5%, VHD = VDD-0.2V, VLD = 0.2V)


			IDT71V432S5		IDT71V432S6		
Symbol	Parameter	Test Conditions	Com'l.	Ind.	Com'l.	Ind.	Unit
Idd	Operating Power Supply Current	Device Selected, Outputs Open, VDD = Max., VIN $\geq$ VIH or $\leq$ VIL, f = fMAx^{(2)}	200	200	180	180	mA
Isb	Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN $\geq$ VIH or $\leq$ VIL, f = fmax^{(2)}	65	65	60	60	mA
ISB1	Full Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN $\geq$ VHD or $\leq$ VLD, $f$ = $0^{(2)}$	15	15	15	15	mA
lzz	Full Sleep Mode Power Supply Current	$ZZ \ge VHD$ , $VDD = Max$ .	10	10	10	10	mA
3104 bl 13a							

### NOTES:


1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.

# AC Test Loads







\* Including scope and jig capacitance.

3104 drw 04

3104 tbl 12

Figure 2. AC Test Load (for toHz, tCHz, toLz, and tDC1)

### AC Test Conditions

Input Pulse Levels	0 to 3.0V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

IDT71V432, 32K x 32 CacheRAM 3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

3104 tbl 15a

AC Electrical Characteristics (VDD = 3.3V +10/-5%, Commercial and Industrial Temperature Ranges)

VDD = 3.3V +10/-5%, Commercial and Inc		71V432S5		71V432S6		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
CLOCK PARAN	IETERS	•				
tcyc	Clock Cycle Time	10		12		ns
tсн <sup>(1)</sup>	Clock High Pulse Width	4		4.5		ns
tcl <sup>(1)</sup>	Clock Low Pulse Width	4		4.5		ns
OUTPUT PARA	METERS	•	-			
tcp	Clock High to Valid Data		5		6	ns
tcpc	Clock High to Data Change	1.5		2		ns
tclz <sup>(2)</sup>	Clock High to Output Active	0		0		ns
tснz <sup>(2)</sup>	Clock High to Data High-Z	1.5	5	2	5	ns
toe	Output Enable Access Time		5		5	ns
tolz <sup>(2)</sup>	Output Enable Low to Data Active	0		0		ns
tонz <sup>(2)</sup>	Output Enable High to Data High-Z		4		5	ns
SETUP TIMES	•	•	-			
<b>t</b> SA	Address Setup Time	2.5		2.5		ns
tss	Address Status Setup Time	2.5		2.5		ns
tsd	Data in Setup Time	2.5		2.5		ns
tsw	Write Setup Time	2.5		2.5		ns
tsav	Address Advance Setup Time	2.5		2.5		ns
tsc	Chip Enable/Select Setup Time	2.5		2.5		ns
HOLD TIMES	-					
tha	Address Hold Time	0.5	_	0.5		ns
tнs	Address Status Hold Time	0.5	_	0.5		ns
thd	Data In Hold Time	0.5	_	0.5		ns
thw	Write Hold Time	0.5	_	0.5		ns
thav	Address Advance Hold Time	0.5	—	0.5		ns
tнc	Chip Enable/Select Hold Time	0.5	—	0.5		ns
SLEEP MODE	AND CONFIGURATION PARAMETERS					
tzzpw	ZZ Pulse Width	100	_	100		ns
tzzr <sup>(3)</sup>	ZZ Recovery Time	100	—	100		ns
tcfg <sup>(4)</sup>	Configuration Set-up Time	40	_	50		ns


NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.

2. Transition is measured ±200mV from steady-state.

Device must be deselected when powered-up from sleep mode.
 tcrs is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.






NOTES:

10


- O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the <u>LBO</u> input.
  Z2 input is LOW and <u>LBO</u> is Dont Care for this cycle.
  C30 timing transitions are identical but inverted to the <u>CE</u> and <u>CS</u>1 signals. For example, when <u>CE</u> and <u>CS</u>1 are LOW on this waveform, CS0 is HIGH.
  - 3. 2.

Timing Waveform of Pipelined Read Cycle<sup>(1,2)</sup>



11


Timing Waveform of Combined Pipelined Read and Write Cycles<sup>(1,2,3)</sup>



1. ZZ input is LOW, BWE is HIGH, and LBO is Don't Care for this cycle.

- O4(Aw) represents the final output data in the burst sequence of the base address Aw. 11(Ax) represents the first input from the external address Ax. 11(Ay) represents the first input from the external address Ay, I2(Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{\text{LBO}}$  input. In the case of input 12(Ay) this data is valid for two cycles because  $\overline{\text{ADV}}$  is high and has suspended the burst. CS0 timing transitions are identical but inverted to the  $\overline{\text{CE}}$  and  $\overline{\text{CS}}$ 1 signals. For example, when  $\overline{\text{CE}}$  and  $\overline{\text{CS}}1$  are LOW on this waveform, CS0 is HIGH. 2. с. С

IDT71V432, 32K x 32 CacheRAM 3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect




13

Timing Waveform of Write Cycle No. 2 — Byte Controlled<sup>(1,2,3)</sup>

- $\overline{Z2}$  input is LOW,  $\overline{GW}$  is HIGH, and  $\overline{LBO}$  is Don't Care for this cycle. O4(AW) represents the final output data in the burst sequence of the base address Aw. 11(Ax) represents the first input from the external address Ax. 11(Ay) represents the first input from the external address Ay: 12(Ay) represents the next input data in the burst sequence of the base address Ay, etc. where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input. In the case of input 12(Ay) this data is valid for two cycles because  $\overline{ADV}$  is high and has suspended the burst. Co timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.
  - с. С

IDT71V432, 32K x 32 CacheRAM 3.3V Synchronous SRAM with Burst Counter, Single Cycle Deselect

Timing Waveform of Sleep (ZZ) and Power-Down Modes<sup>(1,2,3)</sup>



14


NOTES:

.\_.

Device must power up in deselected Mode. <u>LBO</u> input is Don't Care for this cycle. It is not necessary to retain the state of the input registers throughout the Power-down cycle. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH. . . . <del>.</del> . .

Commercial and Industrial Temperature Ranges

# Non-Burst Read Cycle Timing Waveform<sup>(1,2,3,4)</sup>



#### NOTES:


1. ZZ,  $\overline{CE}$ ,  $\overline{CS}_1$ , and  $\overline{OE}$  are LOW for this cycle.

2. ADV, GW, BWE, BWx, and CSo are HIGH for this cycle.

3. (Ax) represents the data for address Ax, etc.

4. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

# Non-Burst Write Cycle Timing Waveform<sup>(1,2,3,4)</sup>




3104 drw 12

3104 drw 11

### NOTES:

- 1. ZZ,  $\overline{CE}$  and  $\overline{CS}_1$  are LOW for this cycle.
- 2. ADV, OE and CSo are HIGH for this cycle.
- 3. (Ax) represents the data for address Ax, etc.
- 4. For write cycles, ADSP and ADSC have different limitations.



PART NUMBER	SPEED IN MEGAHERTZ	tcd PARAMETER	CLOCK CYCLE TIME
71V432S5PF	100 MHz	5 ns	10 ns
71V432S6PF	83 MHz	6 ns	12 ns

3104 drw 13

# Datasheet Document History

9/10/99		Updated to new format
	Pg. 3–5	Adjusted page layout, added extra page
	Pg. 5	Added notes to pin configuration
	Pg. 11–14	Revised notes
	Pg. 17	Added Datasheet Document History
03/09/00	Pg. 1, 4, 8, 9, 16	Added Industrial temperature range offerings
04/04/00	Pg. 16	Added 100pinTQFP package Diagram Outline
08/09/00		Added "Not recommended for new designs"
08/17/01		Removed "Not recommended for new designs" from the background on the datasheet
03/31/05	Pg. 17	Added RoHS "Restricted Hazardous Substance Device" to ordering information
08/01/14	Pg. 1-3	Moved the FBD, the pin description and pin definition tables to pages 1 - 3 respectively to
		align the datasheet reading flow to that of our other established datasheets
	Pg. 17	In the Ordering Information, Tape & Reel added & RoHS designation changed to Green
10/03/14	Pg. 1	Removed 7ns Clock-to-Data Access (66MHz). and added green availability in Features
	Pg. 1-2	Moved notes regarding IDT's use of the CacheRAM, the Pentium processor & the PowerPC
		terminology
	Pg. 2	Removed the reference to IDT with regards to the CMOS process
	Pg. 5	The package code PK100-1 changed to PK100 to match standard package codes
	Pg. 8	Removed IDT71V432S7 speed grade offering in the DC Chars table
	Pg. 9	Removed 71V432S7 speed grade offering in the AC Chars table
	Pg. 16	Removed TQFP Package Diagram Outline
		In the Ordering Information, PK100-1 package code changed to PK100 and 7ns speed
		grade was removed
	Pg. 17	Updated Customer's SRAM Tech Support phone number and email address

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/