Power MOSFET 25 V, 89 A, Single N-Channel, DPAK/IPAK

Features

- Trench Technology
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- VCORE Applications
- DC–DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise stated)

Para	ameter	Symbol	Value	Unit	
Drain-to-Source Vo	Drain-to-Source Voltage			25	V
Gate-to-Source Vol	tage		V _{GS}	±20	V
Continuous Drain		T _A = 25°C	I _D	16.8	А
Current R _{θJA} (Note 1)		$T_A = 85^{\circ}C$		13.0	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	PD	2.14	W
Continuous Drain		T _A = 25°C	ID	13.3	А
Current R _{θJA} (Note 2)	Steady	T _A = 85°C		10.3	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T _A = 25°C	P _D	1.33	W
Continuous Drain		$T_{C} = 25^{\circ}C$	۱ _D	89	А
Current R _{θJC} (Note 1)		$T_C = 85^{\circ}C$		69	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	PD	60	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	179	A
Current Limited by P	ackage	T _A = 25°C	I _{DmaxPkg}	45	А
Operating Junction a Temperature	ind Storage		T _J , T _{STG}	–55 to +175	°C
Source Current (Bod	Source Current (Body Diode)			50	А
Drain to Source dV/dt			dV/dt	6	V/ns
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy } (T_J = 25^\circ C, V_{DD} = 50 \mbox{ V}, V_{GS} = 10 \mbox{ V}, \\ \mbox{I}_L = 19 \mbox{ A}_{pk}, L = 1.0 \mbox{ mH}, R_G = 25 \Omega) \end{array} $			EAS	180.5	mJ
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®


www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
25 V	4.7 m Ω @ 10 V	89 A
20 0	6.8 mΩ @ 4.5 V	09 A









* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.5	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	70	
Junction-to-Ambient - Steady State (Note 2)	$R_{ hetaJA}$	113	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Мах	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_{D} = 250 μ A		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				23		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$ $T_{J} = 25^{\circ}C$				1.0	<u> </u>
		$V_{DS} = 20 V$	T _J = 125°C			10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	; = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250 \ \mu A$		1.45		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.9		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		3.9	4.7	
		V _{GS} = 4.5 V	l _D = 30 A		5.3	6.8	mΩ
Forward Transconductance	9 FS	V _{DS} = 1.5 V, I	_D = 15 A		73		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}				2241		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 M	Hz, V _{DS} = 12 V		567		pF
Reverse Transfer Capacitance	C _{RSS}				279		1
Total Gate Charge	Q _{G(TOT)}				18	27	
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 30 A			3.4		
Gate-to-Source Charge	Q _{GS}				6.7		nC
Gate-to-Drain Charge	Q _{GD}			6.6		1	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 1	5 V, I _D = 30 A		38		nC

SWITCHING CHARACTERISTICS (Note 4)

Turn–On Delay Time	t _{d(ON)}		15.7	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,	22.5	
Turn-Off Delay Time	t _{d(OFF)}	I_D = 15 A, R_G = 3.0 Ω	18.6	ns
Fall Time	t _f		7.5	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified) (continued)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	Note 4)						
Turn-On Delay Time	t _{d(ON)}				8.7		
Rise Time	t _r	V _{GS} = 11.5 V, V	_{DS} = 15 V,		17.5		ns
Turn-Off Delay Time	t _{d(OFF)}	V _{GS} = 11.5 V, V I _D = 15 A, R _G	= 3.0 Ω		27.2		
Fall Time	t _f				4.0		
DRAIN-SOURCE DIODE CHARACT	ERISTICS			-			
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, \\ I_{S} = 30 A \\ T_{J} = 125^{\circ}C \\ T_{J} = 125^{\circ}C$			0.87	1.2	
					0.72		V
Reverse Recovery Time	t _{RR}				18.7		
Charge Time	t _a	V _{GS} = 0 V, dIS/dt	= 100 A/μs,		9.3		ns
Discharge Time	t _b	I _S = 30	A		9.4		
Reverse Recovery Charge	Q _{RR}				8.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S	- T _A = 25°C			2.49		nH
Drain Inductance, DPAK	L _D				0.0164		
Drain Inductance, IPAK	L _D				1.88		
Gate Inductance	L _G				3.46		
Gate Resistance	R _G	1			0.6		Ω


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response

ORDERING INFORMATION


Device	Package	Shipping [†]
NTD4856NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4856N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4856N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail
NVD4856NT4G*	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4856NT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE) CASE 369AA **ISSUE B**




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- PLANE H.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29	9 BSC	
н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74	REF	
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

SOLDERING FOOTPRINT*

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

STYLE 2:




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

3 IPAK, STRAIGHT LEAD CASE 369AC

ISSUE O



SEATING PLANE IS ON TOP OF DAMBAR POSITION. DIMENSION A DOES NOT INCLUDE DAMBAR POSITION OR MOLD GATE. 4 INCHES MILLIMETERS MIN MAX DIM MIN MAX A 0.235 0.245 5.97 6.22 В 0.250 0.265 6.35 6.73 C 0.086 0.094 2.19 2.38
 D
 0.027
 0.035


 E
 0.018
 0.023
 0.69 0.88 0.46 0.58 **F** 0.037 0.043 0.94 1.09

1.. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2.. CONTROLLING DIMENSION: INCH.

G	0.090 BSC		2.29	BSC
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
К	0.134	0.142	3.40	3.60
R	0.180	0.215	4.57	5.46
V	0.035	0.050	0.89	1.27
W	0.000	0.010	0.000	0.25
	H J K R V	H 0.034 J 0.018 K 0.134 R 0.180 V 0.035	H 0.034 0.040 J 0.018 0.023 K 0.134 0.142 R 0.180 0.215 V 0.035 0.050	H 0.034 0.040 0.87 J 0.018 0.023 0.46 K 0.134 0.142 3.40 R 0.180 0.215 4.57 V 0.035 0.050 0.89

IPAK CASE 369D **ISSUE C**

Ζ



NOTES DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

NOTES

З.

	INC	HES	MILLIM	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.235	0.245	5.97	6.35		
В	0.250	0.265	6.35	6.73		
С	0.086	0.094	2.19	2.38		
D	0.027	0.035	0.69	0.88		
Е	0.018	0.023	0.46	0.58		
F	0.037	0.045	0.94	1.14		
G	0.090	BSC	2.29 BSC			
н	0.034	0.040	0.87	1.01		
J	0.018	0.023	0.46	0.58		
κ	0.350	0.380	8.89	9.65		
R	0.180	0.215	4.45	5.45		
S	0.025	0.040	0.63	1.01		
V	0.035	0.050	0.89	1.27		
Ζ	0.155		3.93			
STYLE 2: PIN 1. GATE 2. DRAIN						

3. SOURCE

4. DRAIN

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at www.onsemi.com/site/pont/atent-Marking.por. ON Semiconductor reserves the right to make changes winnout further notice to any products nerein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor reservey any license under its patent rights nor the rights of others. ON semiconductor products are not designed intended or submicined for uppen or explicit for uppen or explicit for uppen or explicit disclassing ore explicit disclassing or explicit disclassing or explic designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD4856N/D

٥

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ON Semiconductor: NVD4856NT4G