







### Texas INSTRUMENTS

### TPS62130A-Q1, TPS62133A-Q1, TPS6213013A-Q1

SLVSCC2D-MAY 2014-REVISED JANUARY 2018

# TPS6213xA-Q1 3-V to 17-V 3-A Step-Down Converter with DCS-Control™

### Features

- DCS-Control<sup>™</sup> Topology
- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade: –40°C to 125°C **Operating Junction Temperature Range**
  - **Device HBM ESD Classification Level 2**
  - Device CDM ESD Classification Level C4B \_
- Input Voltage Range: 3 to 17V
- Adjustable Output Voltage from 0.9 to 6V
- Pin-Selectable Output Voltage (nominal, + 5%)
- Programmable Soft Start and Tracking
- Seamless Power Save Mode Transition
- Quiescent Current of 17µA (typ.)
- Selectable Operating Frequency
- Power Good Output
- 100% Duty Cycle Mode
- Short Circuit Protection
- **Over Temperature Protection**
- Pin to Pin Compatible with TPS62150A-Q1
- Available in a 3 x 3 mm, VQFN-16 Package
- Create a Custom Design Using the TPS62130A-Q1 with the WEBENCH<sup>®</sup> Power Designer

### 2 Applications

- Automotive POL supply
- Infotainment, CAN-, USB- power supply
- Embedded Systems,
- LDO Replacement

#### Description 3

TPS6213XA-Q1 The devices are easy-to-use synchronous step-down DC-DC converters optimized for applications with high power density. A high switching frequency of typically 2.5 MHz allows the use of small inductors and provides fast transient response as well as high output-voltage accuracy through the use of the DCS-Control<sup>™</sup> topology.

With a wide operating input-voltage range of 3 to 17 V, the devices are ideally suited for systems powered from intermediate bus power rails. The devices support up to 3-A continuous output current at output voltages between 0.9 V and 6 V (with 100% duty cycle mode). The output-voltage startup ramp is controlled by the soft-start pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the enable and open-drain power-good pins.

In power save mode, the devices show quiescent current of about 17  $\mu$ A from V<sub>IN</sub>. Power save mode which is entered automatically and seamlessly if the load is small, maintains high efficiency over the entire load range. In shutdown mode, the devices are turned off and shutdown current consumption is less than 2 µA. The devices are packaged in a 16-pin VQFN package measuring 3 x 3 mm (RGT).

Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS62130A-Q1			
TPS62133A-Q1	VQFN (16)	3.00 mm x 3.00 mm	
TPS6213013A-Q1			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### 12V 3.3V / 1A PVIN sv AVIN vos 100k ΕN PG -0 1.21M 22u TPS62130A-Q1 VOUT FSW FE 3.3nF SS/TR 383k DEF PGNE

**Typical Application Schematic** 

### **Efficiency vs Output Current**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Copyright © 2017, Texas Instruments Incorporated



Page

Page

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 4
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Typical Characteristics 7
8	Para	ameter Measurement Information
9	Deta	ailed Description
	9.1	Overview
	9.2	Functional Block Diagram 9
	9.3	Feature Description 10

	9.4	Device Functional Modes 1	3
10	Арр	lication and Implementation1	5
	10.1	Application Information 1	5
	10.2	Typical Application1	5
	10.3	System Examples 2	7
11	Pow	ver Supply Recommendations 3	1
12		out	
		Layout Guidelines 3	
	12.2	Layout Example 3	2
13	Dev	ice and Documentation Support	3
	13.1		
	13.2	Related Links 3	3
	13.3	Receiving Notification of Documentation Updates 3	3
	13.4	Community Resources 3	3
	13.5	Trademarks 3	3
	13.6	Electrostatic Discharge Caution 3	3
	13.7	Glossary 3	3
14	Mec	hanical, Packaging, and Orderable	
	Info	mation 3	4

### **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision C (July 2017) to Revision D	Page
•	Changed pin 7 from "LOG" to "FSW" in the Pin Functions table for clarification	4
•	Deleted extra text string "or 1.25 MHz, selectable with the FSW" after 1st paragraph of Pulse Width Modulation (PWM) Operation section.	10
•	Deleted extra text "with FSW=Low" preceding Equation 1.	

#### Changes from Revision B (October 2016) to Revision C

	Added WEBENCH® links throughout document	1
•	Changed "LOG" pin to "FSW" pin on the <i>Pin Configuration</i> drawing, and added FSW description throughout the document.	4
•	Added SW (AC) spec to the Absolute Maximum Ratings <sup>(1)</sup> table.	5
•	Added Power Good Pin Logic Table table and Frequency Selection (FSW) section regarding pin control.	13

### Changes from Revision A (October 2016) to Revision B

-		
•	Deleted "Product Preview " status from TPS6213013A-Q1 device	. 1
•	Added text to Frequency Selection (FSW) section regarding pin control	13
•	Added Receiving Notification of Documentation Updates and Community Resources sections	33



#### Changes from Original (May 2014) to Revision A


	Added TPS6213013A-Q1 device	
	Added TPS6213013A-Q1 to Device Comparison Table	
•	Moved Storage temperature spec., T <sub>stg</sub> to Absolute Maximum Ratings table, and re-named Handling Ratings table to ESD Ratings	5
•	Corrected Thermal Information table	5
•	Added Figure 27, Figure 28, Figure 31, and Figure 32	23
•	Added Figure 33, Figure 34	24
•	Added Figure 52	30
•	Changed Figure 55	32



### 5 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE	PACKAGE MARKING
TPS62130A-Q1	adjustable	PA6IQ
TPS62133A-Q1	5 V	PA6JQ
TPS6213013A-Q1	1.3 V	13013Q

## 6 Pin Configuration and Functions



#### **Pin Functions**

PIN <sup>(1)</sup>		1/0	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1,2,3	SW	0	Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.		
4	PG	0	Output power good (High = $V_{OUT}$ ready, Low = $V_{OUT}$ below nominal regulation); open drain (requires pull-up resistor)		
5	FB	I	Voltage feedback of adjustable version. Connect resistive voltage divider to this pin. It is recommended to connect FB to AGND on fixed output voltage versions for improved thermal performance.		
6	AGND		Analog Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.		
7	FSW	Ι	Switching Frequency Select (Low=2.5MHz, High=1.25MHz for typical operation) <sup>(2)</sup>		
8	DEF	Ι	Output Voltage Scaling (Low = nominal, High = nominal + 5%) <sup>(2)</sup>		
9 SS/TR I Soft-Start / Tracking Pin. An external capacitor connected to this pin sets time. It can be used for tracking and sequencing.		Soft-Start / Tracking Pin. An external capacitor connected to this pin sets the internal voltage reference rise time. It can be used for tracking and sequencing.			
10	AVIN	I	Supply voltage for control circuitry. Connect to same source as PVIN.		
11,12	PVIN	Ι	Supply voltage for power stage. Connect to same source as AVIN.		
13 EN I Ena		I	Enable input (High = enabled, Low = disabled) <sup>(2)</sup>		
14 VOS I Output voltage sense pin and connection for the control loop circ		Output voltage sense pin and connection for the control loop circuitry.			
15,16	PGND		Power Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.		
Exposed	Exposed Thermal Pad –		Must be connected to AGND (pin 6), PGND (pin 15,16) and common ground plane <sup>(3)</sup> . Must be soldered to achieve appropriate power dissipation and mechanical reliability.		

(1) For more information about connecting pins, see Detailed Description and Application and Implementation sections.

(2) (3) An internal pull-down resistor keeps logic level low, if pin is floating.

See Figure 55.



### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
	AVIN, PVIN	-0.3	20	
Pin voltage <sup>(2)</sup>	EN, SS/TR, SW (DC)	-0.3	V <sub>IN</sub> +0.3	V
Pin voltage	SW (AC), less than 10ns <sup>(3)</sup>	-2	24.5	
	DEF, FSW, FB, PG, VOS	-0.3	7	V
Power Good sink current	PG		10	mA
Temperature	Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature	T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) While switching.

### 7.2 ESD Ratings

			VALUE	UNIT
v (1)	Electrostatic	Human body model (HBM), per AEC Q100-002 <sup>(2)</sup>	±2000	
V <sub>(ESD)</sub> <sup>(1)</sup>	discharge	Charged device model (CDM), per AEC Q100-011	±500	V

(1) Electrostatic discharge (ESD) measures device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

			MIN	ΤΥΡ ΜΑΧ	UNIT
V <sub>IN</sub>	Supply Voltage	at AVIN and PVIN	3	17	V
V <sub>OUT</sub>	Output Voltage Range	TPS62130A-Q1	0.9	6	V
TJ	Operating junction temperature		-40	125	°C

#### 7.4 Thermal Information

		TPS6213xA-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGT	UNIT
		16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	45	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.4	°C/W
ΨJT	Junction-to-top characterization parameter	1.1	°C/W
Ψјв	Junction-to-board characterization parameter	17.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.5	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### TPS62130A-Q1, TPS62133A-Q1, TPS6213013A-Q1

SLVSCC2D-MAY 2014-REVISED JANUARY 2018

### 7.5 Electrical Characteristics

over junction temperature range ( $T_J = -40^{\circ}$ C to +125°C), typical values at  $V_{IN} = 12$ V and  $T_A = 25^{\circ}$ C (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY		-				
V <sub>IN</sub>	Input voltage range		3		17	V
lq	Operating quiescent current	EN=High, I <sub>OUT</sub> =0mA, device not switching		17	30	μA
SD	Shutdown current <sup>(1)</sup>	EN=Low		1.5	25	μA
V <sub>UVLO</sub>		Falling Input Voltage (PWM mode operation)	2.6	2.7	2.8	V
	Undervoltage lockout threshold	Hysteresis		200		mV
T <sub>SD</sub>	Thermal shutdown temperature			160		
	Thermal shutdown hysteresis			20		°C
CONTRO	L (EN, DEF, FSW, SS/TR, PG)		1			
V <sub>H</sub>	High level input threshold voltage (EN, DEF, FSW)		0.9			V
VL	Low level input threshold voltage (EN, DEF, FSW)				0.3	V
LKG	Input leakage current (EN, DEF, FSW)	EN=V <sub>IN</sub> or GND; DEF, FSW=GND		0.01	1	μA
	<b>2</b>	Rising (%V <sub>OUT</sub> )	92%	95%	98%	
V <sub>TH_PG</sub>	Power good threshold voltage	Falling (%V <sub>OUT</sub> )	87%	90%	94%	
V <sub>OL_PG</sub>	Power good output low	I <sub>PG</sub> =-2mA		0.07	0.3	V
LKG_PG	Input leakage current (PG)	V <sub>PG</sub> =1.8V		1	400	nA
SS/TR	SS/TR pin source current		2.3	2.5	2.7	μA
POWER \$	SWITCH	-				
		V <sub>IN</sub> ≥6V		90	170	
	High-side MOSFET ON-resistance	V <sub>IN</sub> =3V		120		mΩ
R <sub>DS(ON)</sub>		V <sub>IN</sub> ≥6V		40	70	
	Low-side MOSFET ON-resistance	V <sub>IN</sub> =3V		50		mΩ
	High-side MOSFET forward current limit	V <sub>IN</sub> =12V, T <sub>A</sub> = 25°C	3.6	4.2	4.9	А
OUTPUT					·	
VREF	Internal reference voltage			0.8		V
LKG_FB	Input leakage current (FB)	V <sub>FB</sub> =0.8V		1	100	nA
	Output voltage range (TPS62130A-Q1)	$V_{IN} \ge V_{OUT}$	0.9		6.0	V
	DEF (Output voltage programming)	DEF=0 (GND)		V <sub>OUT</sub>		
		DEF=1 (V <sub>OUT</sub> )	Vc	<sub>DUT</sub> +5%		
	Q (a) (2)	PWM mode operation, V <sub>IN</sub> ≥ V <sub>OUT</sub> +1V	-1.8%		1.8%	
V <sub>OUT</sub>	Output voltage accuracy <sup>(2)</sup>	Power Save Mode operation, C <sub>OUT</sub> =22µF	-2.3%		2.8%	
	Load regulation	V <sub>IN</sub> =12V, V <sub>OUT</sub> =3.3V, PWM mode operation		0.05		%/A
	Line regulation	$3V \le V_{IN} \le 17V$ , $V_{OUT}=3.3V$ , $I_{OUT}=1A$ , PWM mode operation		0.02		%/V

(1) Current into AVIN+PVIN pin.

(2) This is the regulation accuracy of the voltage at the FB pin (adjustable version) and of the output voltage (fixed version).




### 7.6 Typical Characteristics



### 8 Parameter Measurement Information


REFERENCE	DESCRIPTION	MANUFACTURER
IC	17V, 3A Step-Down Converter, QFN	TPS62130AQRGT, Texas Instruments
L1	2.2µH, 0.165 x 0.165 in	XFL4020-222MEB, Coilcraft
C1	10µF, 25V, Ceramic, 1210	Standard
C3	22µF, 6.3V, Ceramic, 0805	Standard
C5	3300pF, 25V, Ceramic, 0603	Standard
C7	0.1µF, 25V, Ceramic, 0603	Standard
R1	depending on V <sub>OUT</sub>	
R2	depending on V <sub>OUT</sub>	
R3	100kΩ, Chip, 0603, 1/16W, 1%	Standard

#### Table 1. List of Components



Copyright  $\ensuremath{\textcircled{O}}$  2017, Texas Instruments Incorporated

### Figure 6. Measurement Setup (High Switching Frequency)



Copyright © 2017, Texas Instruments Incorporated

Figure 7. Measurement Setup (Low Switching Frequency)

Product Folder Links: TPS62130A-Q1 TPS62133A-Q1 TPS6213013A-Q1

Submit Documentation Feedback




### 9 Detailed Description

### 9.1 Overview

The TPS6213xA-Q1 synchronous switched mode power converters are based on DCS-Control<sup>™</sup> (**D**irect **C**ontrol with **S**eamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control including an AC loop directly associated to the output voltage. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control<sup>™</sup> topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5 MHz or 1.25MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control<sup>™</sup> supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage.

### 9.2 Functional Block Diagram



#### Figure 8. TPS62130A-Q1 (Adjustable Output Voltage)



### **Functional Block Diagram (continued)**




Figure 9. TPS6213013A-Q1 and TPS62133A-Q1 (Fixed output Voltage)

### 9.3 Feature Description

#### 9.3.1 Pulse Width Modulation (PWM) Operation

The TPS6213xA-Q1 operate with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5 MHz or 1.25 MHz, selectable with the FSW pin. The frequency variation in PWM is controlled and depends on  $V_{IN}$ ,  $V_{OUT}$  and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). PSM operation occurs if the output current becomes smaller than half the inductor's ripple current.

#### 9.3.2 Power Save Mode Operation

The built in Power Save Mode of the TPS6213xA-Q1 is entered seamlessly, if the load current decreases. This secures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode, the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

10 Submit Documentation Feedback



#### Feature Description (continued)

TPS6213xA-Q1 includes a fixed on-time circuitry. This on-time, in steady-state operation with FSW=Low, can be estimated as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 400 ns \tag{1}$$

For very small output voltages, an absolute minimum on-time of about 80ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, keeping efficiency high. Also the off-time can reach its minimum value at high duty cycles. The output voltage remains regulated in such case. Using  $t_{ON}$ , the typical peak inductor current in Power Save Mode can be approximated by:

$$I_{LPSM(peak)} = \frac{(V_{IN} - V_{OUT})}{L} \cdot t_{ON}$$
<sup>(2)</sup>

When  $V_{IN}$  decreases to typically 15% above  $V_{OUT}$ , the TPS6213xA-Q1 does not enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

#### 9.3.3 100% Duty-Cycle Operation

The duty cycle of the buck converter is given by  $D=V_{OUT}/V_{IN}$  and increases as the input voltage comes close to the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch 100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences, e.g. for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \left( R_{DS(on)} + R_L \right)$$

where:

- I<sub>OUT</sub> is the output current,
- R<sub>DS(on)</sub> is the R<sub>DS(on)</sub> of the high-side FET and
- R<sub>L</sub> is the DC resistance of the inductor used.

(3)

#### 9.3.4 Enable / Shutdown (EN)

When Enable (EN) is set High, the device starts operation. Shutdown is forced if EN is pulled Low with a shutdown current of typically  $1.5\mu$ A. During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The internal resistive divider pulls down the output voltage smoothly. The EN signal must be set externally to High or Low. The typical threshold values are 0.65V (rising) and 0.45V (falling). An internal pull-down resistor of about 400k $\Omega$  is connected and keeps EN logic low, if Low is set initially and then the pin gets floating. It is disconnected if the pin is set High.

Connecting the EN pin to an appropriate output signal of another power rail provides sequencing of multiple power rails.



(4)

### Feature Description (continued)

### 9.3.5 Soft Start / Tracking (SS/TR)

The internal soft start circuitry controls the output voltage slope during startup, avoiding excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high-impedance power sources or batteries. When EN is set to start device operation, the device starts switching after a delay of about 50 $\mu$ s and V<sub>OUT</sub> rises with a slope controlled by an external capacitor connected to the SS/TR pin. See Figure 41 and Figure 42 for typical startup operation.

Using a very small capacitor (or leaving SS/TR pin un-connected) provides fastest startup behavior. The TPS6213xA-Q1 can start into a pre-biased output. During monotonic pre-biased startup, both of the power MOSFETs are not allowed to turn on until the device's internal ramp sets an output voltage above the pre-bias voltage. As long as the output is below about 0.5V, a reduced current limit of typically 1.6A is set internally. If the device is set to shutdown (EN=GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new startup sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used for tracking a master voltage. The output voltage will follow this voltage in both directions up and down (see *Application and Implementation*).

#### 9.3.6 Current Limit And Short Circuit Protection

The TPS6213xA-Q1 is protected against heavy load and short circuit events. If a short circuit is detected ( $V_{OUT}$  drops below 0.5V), the current limit is reduced to 1.6A typically. If the output voltage rises above 0.5V, the device runs in normal operation again. At heavy loads, the current limit determines the maximum output current. If the current limit is reached, the high-side FET turns off. Avoiding shoot through current, the low-side FET switches on to allow the inductor current to decrease. The low-side current limit is typically 3.5A. The high-side FET turns on again, only if the current in the low-side FET has decreased below the low-side current limit threshold.

The output current of the device is limited by the current limit (see *Electrical Characteristics*). Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{V_L}{L} \cdot t_{PD}$$

where

- I<sub>LIMF</sub> is the static current limit, specified in the *Electrical Characteristics*,
- L is the inductor value,
- $V_{\text{L}}$  is the voltage across the inductor (V\_{\text{IN}} V\_{\text{OUT}}) and
- t<sub>PD</sub> is the internal propagation delay.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{\left(V_{IN} - V_{OUT}\right)}{L} \cdot 30ns$$
(5)

#### 9.3.7 Power Good (PG)

The TPS6213xA-Q1 has a built in power good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor (to any voltage below 7V). It can sink 2mA of current and maintain its specified logic low level. TPS6213xA-Q1 features PG=Low when the device is turned off due to EN, UVLO or thermal shutdown and can be used to actively discharge V<sub>OUT</sub> (see Figure 46). V<sub>IN</sub> must remain present for the PG pin to stay Low. If unused, the PG pin may be left floating.



### Feature Description (continued)

Devi		PG Logic Status					
Devi	ce State	High Impedance	Low				
	$V_{FB} \ge V_{TH_PG}$	√					
Enable (EN=High)	V <sub>FB</sub> ≤ V <sub>TH_PG</sub>		$\checkmark$				
Shutdown (EN=Low)			$\checkmark$				
UVLO	$0.7 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		$\checkmark$				
Thermal Shutdown	$T_{J} > T_{SD}$		$\checkmark$				
Power Supply Removal	V <sub>IN</sub> < 0.7 V	$\checkmark$					

### Table 2. Power Good Pin Logic Table

### 9.3.8 Pin-Selectable Output Voltage (DEF)

The output voltage of the TPS6213xA-Q1 can be increased by 5% above the nominal voltage by setting the DEF pin to High <sup>(1)</sup>. When DEF is Low, the device regulates to the nominal output voltage. Increasing the nominal voltage allows adapting the power supply voltage to the variations of the application hardware. More detailed information on voltage margining using TPS6213xA-Q1 can be found in SLVA489. A pull down resistor of about 400kOhm is internally connected to the pin, to ensure a proper logic level if the pin is high impedance or floating after initially set to Low. The resistor is disconnected if the pin is set High.

### 9.3.9 Frequency Selection (FSW)

To get high power density with very small solution size, a high switching frequency allows the use of small external components for the output filter. However switching losses increase with the switching frequency. If efficiency is the key parameter, more than solution size, the switching frequency can be set to half (1.25 MHz typ.) by pulling FSW to High. Running with lower frequency a higher efficiency, but also a higher output voltage ripple, is achieved. Pull FSW to Low for high frequency operation (2.5 MHz typ.). To get low ripple and full output current at the lower switching frequency, it's recommended to use an inductor of at least 2.2uH. The switching frequency can be changed during operation, if needed. A pull down resistor of about 400kOhm is internally connected to the pin, acting the same way as at the DEF Pin (see above).

#### 9.3.10 Under Voltage Lockout (UVLO)

If the input voltage drops, the under voltage lockout prevents misoperation of the device by switching off both the power FETs. The under voltage lockout threshold is set typically to 2.7V. The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter starts operation again once the input voltage exceeds the threshold by a hysteresis of typically 200mV.

#### 9.3.11 Thermal Shutdown

The junction temperature  $(T_J)$  of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 160°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes Low. When  $T_J$  decreases below the hysteresis amount, the converter resumes normal operation, beginning with Soft Start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the thermal shutdown temperature.

### 9.4 Device Functional Modes

### 9.4.1 Operation Above T<sub>J</sub>=125°C

The operating junction temperature of the device is specified up to 125°C. In power supplying circuits, the self heating effect causes, that the junction temperature,  $T_J$ , is even higher than the ambient temperature  $T_A$  (see Figure 43). Depending on  $T_A$  and the load current, the maximum operating  $T_J$  can be exceeded. However, the electrical characteristics are specified up to a  $T_J$  of 125°C only. The device operates as long as thermal shutdown threshold is not triggered.

<sup>(1)</sup> Maximum allowed voltage is 7V. Therefore it's recommended to connect it to V<sub>OUT</sub>, not V<sub>IN</sub>.



### **Device Functional Modes (continued)**

#### 9.4.2 Operation with $V_{IN} < 3V$

The device is functional for supply voltages below 3V and above the UVLO threshold. Parameters may differ from specified values. The minimum  $V_{IN}$  value of 3V is not violated by UVLO threshold and hysteresis variations.

#### 9.4.3 Operation with Separate EN Control

The EN pin can be connected to  $V_{IN}$  or be controlled separately. While the EN control voltage level can be lower than the actual  $V_{IN}$  value, it must not exceed  $V_{IN}$  to avoid damage of the device. This might happen at low  $V_{IN}$ , during startup or power sequencing.




### **10** Application and Implementation

### **10.1** Application Information

TPS62130xA-Q1 are synchronous switch mode step-down converters, able to convert a 3V to 17V input voltage into a lower, 0.9V to 6V, output voltage, providing up to 3A load current. The following section gives guidance on choosing external components to complete the power supply design. *Application Curves* are included for the typical application shown here.

### **10.2 Typical Application**

### 10.2.1 TPS62130A-Q1 Point-Of-Load Step Down Converter



Copyright © 2017, Texas Instruments Incorporated

Figure 10. Typical Schematic for 3.3 V Step-Down Converter

#### 10.2.1.1 Design Requirements

The step-down converter design can be adapted to different output voltage and load current needs by choosing external components appropriate. The following design procedure is adequate for whole  $V_{IN}$ ,  $V_{OUT}$  and load current range of TPS62130A-Q1. Using Table 3, the design procedure needs minimum effort.

#### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS62130A-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

Texas Instruments

www.ti.com

#### **Typical Application (continued)**

#### 10.2.1.2.2 Programming The Output Voltage

The TPS6213xA-Q1 can be programmed for output voltages from 0.9V to 6V by using a resistive divider from VOUT to AGND. The voltage at the FB pin is regulated to 800mV. The value of the output voltage is set by the selection of the resistive divider from Equation 6 (see Figure 10). It is recommended to choose resistor values which allow a current of at least 2uA, meaning the value of R2 shouldn't exceed  $400k\Omega$ . Lower resistor values are recommended for highest accuracy and most robust design. For applications requiring lowest current consumption, the use of fixed output voltage versions is recommended.

$$\mathsf{R}_1 = \mathsf{R}_2 \left( \frac{\mathsf{V}_{\mathsf{OUT}}}{0.8\mathsf{V}} - 1 \right) \tag{6}$$

In case the FB pin gets opened, the device clamps the output voltage at the VOS pin internally to about 7.4V.

#### 10.2.1.2.3 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. The TPS6213xA-Q1 is optimized to work within a range of external components. The LC output filter's inductance and capacitance must be considered together, creating a double pole, responsible for the corner frequency of the converter (see *Output Filter And Loop Stability*). Table 3 can be used to simplify the output filter component selection.

	4.7µF	10µF	22µF	47µF	100µF	200µF	400µF
0.47µH							
1µH			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
2.2µH		$\checkmark$	√ <sup>(2)</sup>	$\checkmark$	$\checkmark$	$\checkmark$	
3.3µH		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
4.7µH							

Table 3. Recommended LC Output Filter Combinations<sup>(1)</sup>

(1) The values in the table are nominal values.

(2) This LC combination is the standard value and recommended for most applications.

The TPS6213xA-Q1 can be run with an inductor as low as  $1\mu$ H. FSW should be set Low in this case. However, for applications running with the low frequency setting (FSW=High) or with low input voltages, 2.2 $\mu$ H is recommended.

More detailed information on further LC combinations can be found in SLVA463.

#### 10.2.1.2.4 Inductor Selection

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PSM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 7 and Equation 8 calculate the maximum inductor current under static load conditions.

$$I_{L(\mathrm{max})} = I_{OUT(\mathrm{max})} + \frac{\Delta I_{L(\mathrm{max})}}{2}$$

(7)



$$\Delta I_{L(\max)} = V_{OUT} \cdot \left( \frac{1 - \frac{V_{OUT}}{V_{IN(\max)}}}{L_{(\min)} \cdot f_{SW}} \right)$$

where:

- I<sub>L</sub>(max) is the maximum inductor current,
- $\Delta I_L$  is the Peak to Peak Inductor Ripple Current,
- L(min) is the minimum effective inductor value and
- f<sub>SW</sub> is the actual PWM Switching Frequency.

(8)

(9)

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and solution size as well. The following inductors have been used with the TPS6213xA-Q1 and are recommended for use:

Туре	Inductance [µH]	Current [A] <sup>(2)</sup>	Dimensions [LxBxH] mm	MANUFACTURER
XFL4020-102ME_	1.0 μH, ±20%	4.7	4 x 4 x 2.1	Coilcraft
XFL4020-152ME_	1.5 μH, ±20%	4.2	4 x 4 x 2.1	Coilcraft
XFL4020-222ME_	2.2 μH, ±20%	3.8	4 x 4 x 2.1	Coilcraft
IHLP1212BZ-11	1.0 μH, ±20%	4.5	3 x 3.6 x 2	Vishay
IHLP1212BZ-11	2.2 μH, ±20%	3.0	3 x 3.6 x 2	Vishay
SRP4020-3R3M	3.3μH, ±20%	3.3	4.8 x 4 x 2	Bourns
VLC5045T-3R3N	3.3μH, ±30%	4.0	5 x 5 x 4.5	TDK

#### Table 4. List of Inductors<sup>(1)</sup>

(1) See Third-Party Products Disclaimer.

(2) Lower of I<sub>RMS</sub> at 40°C rise or I<sub>SAT</sub> at 30% drop.

The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L$$

Using Equation 8, this current level can be adjusted by changing the inductor value.

#### 10.2.1.2.5 Output Capacitor

The recommended value for the output capacitor is 22uF. The architecture of the TPS6213xA-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it's recommended to use an X7R or X5R dielectric. Using a higher value can have some advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see SLVA463).

Note: In power save mode, the output voltage ripple depends on the output capacitance, its ESR and the peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

SLVSCC2D – MAY 2014 – REVISED JANUARY 2018

#### 10.2.1.2.6 Input Capacitor

For most applications, 10µF is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage during transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor is recommended for best filtering and should be placed between PVIN and PGND as close as possible to those pins. Even though AVIN and PVIN must be supplied from the same input source, it's required to place a capacitance of 0.1µF from AVIN to AGND, to avoid potential noise coupling. An RC, low-pass filter from PVIN to AVIN may be used but is not required.

#### 10.2.1.2.7 Soft Start Capacitor

A capacitance connected between SS/TR pin and AGND allows a user programmable start-up slope of the output voltage. A constant current source supports 2.5µA to charge the external capacitance. The capacitor required for a given soft-start ramp time for the output voltage is given by:

$$C_{SS} = t_{SS} \cdot \frac{2.5 \mu A}{1.25 V} \quad [F]$$

where:

- C<sub>SS</sub> is the capacitance (F) required at the SS/TR pin and
- t<sub>SS</sub> is the desired soft-start ramp time (s).

(10)

(11)

### NOTE

**DC Bias effect:** High capacitance ceramic capacitors have a DC Bias effect, which will have a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

#### 10.2.1.2.8 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage. If the tracking voltage is between 50mV and 1.2V, the FB pin tracks the SS/TR pin voltage as described in Equation 11 and shown in Figure 11.


$$V_{FB} \approx 0.64 \cdot V_{SS/TR}$$

Figure 11. Voltage Tracking Relationship



Once the SS/TR pin voltage reaches about 1.2V, the internal voltage is clamped to the internal feedback voltage and device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage, the device doesn't sink current from the output. So, the resulting decrease of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is  $V_{IN}$ +0.3V.

If the input voltage drops into undervoltage lockout or even down to zero, the output voltage will go to zero, independent of the tracking voltage. Figure 12 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function.



Copyright © 2017, Texas Instruments Incorporated

Figure 12. Sequence for Ratiometric and Simultaneous Startup

The resistive divider of R1 and R2 can be used to change the ramp rate of VOUT2 faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT1 to the EN pin of VOUT2. Ratiometric start up sequence happens if both supplies are sharing the same soft start capacitor. Equation 10 calculates the soft start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in SLVA470.

Note: If the voltage at the FB pin is below its typical value of 0.8V, the output voltage accuracy may have a wider tolerance than specified.

#### 10.2.1.2.9 Output Filter And Loop Stability

The devices of the TPS6213xA-Q1 family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with Equation 12:

$$f_{LC} = \frac{1}{2\pi\sqrt{L\cdot C}}$$

(12)

TEXAS INSTRUMENTS

www.ti.com

Proven nominal values for inductance and ceramic capacitance are given in Table 3 and are recommended for use. Different values may work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in SLVA463.

The TPS6213xA-Q1 includes an internal 25pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation Equation 13 and Equation 14:

$$f_{zero} = \frac{1}{2\pi \cdot R_1 \cdot 25 \, pF}$$


$$f_{pole} = \frac{1}{2\pi \cdot 25 \, pF} \cdot \left(\frac{1}{R_1} + \frac{1}{R_2}\right)$$
(13)
(14)

Though the TPS6213xA-Q1 is stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability vs. transient response can be found in SLVA289 and SLVA466.



#### 10.2.1.3 Application Curves


At V<sub>IN</sub>=12V, V<sub>OUT</sub>=3.3V and T<sub>A</sub>=25°C, FSW=Low, (unless otherwise noted)





### TPS62130A-Q1, TPS62133A-Q1, TPS6213013A-Q1

SLVSCC2D-MAY 2014-REVISED JANUARY 2018




Copyright © 2014–2018, Texas Instruments Incorporated



#### TPS62130A-Q1, TPS62133A-Q1, TPS6213013A-Q1


SLVSCC2D-MAY 2014-REVISED JANUARY 2018





# TPS62130A-Q1, TPS62133A-Q1, TPS6213013A-Q1

SLVSCC2D-MAY 2014-REVISED JANUARY 2018




Copyright © 2014–2018, Texas Instruments Incorporated

Product Folder Links: TPS62130A-Q1 TPS62133A-Q1 TPS6213013A-Q1




# TPS62130A-Q1, TPS62133A-Q1, TPS6213013A-Q1

SLVSCC2D - MAY 2014 - REVISED JANUARY 2018










#### **10.3 System Examples**

#### 10.3.1 Regulated Power LED Supply

The TPS62130A-Q1 can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low, avoiding excessive power loss. Since this pin provides 2.5µA, the feedback pin voltage can be adjusted by an external resistor per Equation 15. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62130A-Q1. Figure 44 shows an application circuit, tested with analog dimming:



Copyright © 2017, Texas Instruments Incorporated

Figure 44. Single Power LED Supply


The resistor at SS/TR sets the FB voltage to a level of about 300mV and is calculated from Equation 15.

$$V_{FB} = 0.64 \cdot 2.5 \mu A \cdot R_{SS/TR} \tag{15}$$

The device now supplies a constant current, set by the resistor at the FB pin, by regulating the output voltage accordingly. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in the Application Note SLVA451.

#### 10.3.2 Inverting Power Supply

The TPS62130A-Q1 can be used as inverting power supply by rearranging external circuitry as shown in Figure 45.



Copyright © 2017, Texas Instruments Incorporated



Copyright © 2014–2018, Texas Instruments Incorporated

#### System Examples (continued)


As the former GND node now represents a voltage level below system ground, the voltage difference between  $V_{IN}$  and  $V_{OUT}$  has to be limited for operation to the maximum supply voltage of 17V (see Equation 16).

$$|V_{\rm IN} + |V_{\rm OUT}| \le V_{\rm INmax} \tag{16}$$

The transfer function of the inverting power supply configuration differs from the buck mode transfer function, incorporating a Right Half Plane Zero additionally. The loop stability has to be adapted and an output capacitance of at least 22µF is recommended. A detailed design example is given in SLVA469.

#### 10.3.3 Active Output Discharge

The TPS6213xA-Q1 pulls the PG pin Low, when the device is shut down by EN, UVLO or thermal shutdown. Connecting PG to  $V_{OUT}$  through a resistor can be used to discharge  $V_{OUT}$  in those cases (see Figure 46).




Copyright © 2017, Texas Instruments Incorporated

Figure 46. Output Discharge using PG Pin

The discharge rate can be adjusted by R3, which is also used to pull up the PG pin in normal operation. For reliability, keep the maximum current into the PG pin less than 10mA.

#### 10.3.4 Various Output Voltages




Copyright © 2017, Texas Instruments Incorporated

#### Figure 47. 5 V Power Supply using TPS62133A-Q1 fixed V<sub>OUT</sub> version

www.ti.com




# System Examples (continued)




Copyright © 2017, Texas Instruments Incorporated

Figure 48. 3.3 V/3 A Power Supply



Copyright © 2017, Texas Instruments Incorporated

Figure 49. 2.5 V/3 A Power Supply




Copyright © 2017, Texas Instruments Incorporated

Figure 50. 1.8 V/3 A Power Supply




### System Examples (continued)




Copyright © 2017, Texas Instruments Incorporated

Figure 51. 1.5 V/3 A Power Supply



Copyright © 2017, Texas Instruments Incorporated

### Figure 52. 1.3 V/3 A Power Supply using TPS6213013A-Q1 fixed $V_{OUT}$ version




Copyright © 2017, Texas Instruments Incorporated

Figure 53. 1.2 V/3 A Power Supply



31

### System Examples (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 54. 1 V/3 A Power Supply

### **11 Power Supply Recommendations**

The TPS6213xA-Q1 devices are designed to operate from a 3 to 17V input voltage supply. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminal or supply peak current limitations, additional bulk capacitance may be required. In the case ringing that is caused by the interaction with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping.

#### TEXAS INSTRUMENTS

www.ti.com

### 12 Layout

### 12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS6213xA-Q1 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity. The layout also influences the thermal performance of the solution by its power dissipation capabilities.


See Figure 55 for the recommended layout of the TPS62130A-Q1, which is designed for common external ground connections. Therefore both AGND and PGND pins are directly connected to the Exposed Thermal Pad. On the PCB, the direct common ground connection of AGND and PGND to the Exposed Thermal Pad and the system ground (ground plane) is mandatory. Also connect the VOS pin in the shortest way to the  $V_{OUT}$  potential at the output capacitor.

Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high dv/dt signals (e.g. SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin and on AVIN as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the AGND pin.

The Exposed Thermal Pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.

The recommended layout is implemented on the EVM and shown in its Users Guide, SLVU437. Additionally, the EVM Gerber data are available for download here, SLVC394.



### 12.2 Layout Example

Figure 55. Layout Example with TPS62130A-Q1



### **13** Device and Documentation Support

### **13.1 Device Support**

### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS62130A-Q1	Click here	Click here	Click here	Click here	Click here
TPS62133A-Q1	Click here	Click here	Click here	Click here	Click here
TPS6213013A-Q1	Click here	Click here	Click here	Click here	Click here

#### Table 5. Related Links

### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **13.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.5 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.7 Glossary

#### SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2014–2018, Texas Instruments Incorporated



### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



A

PIN 1 INDEX AREA

# PACKAGE OUTLINE

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

С SEATING PLANE 0.08 - (0.2) TYP EXPOSED THERMAL PAD 16X 0.30 0.18 0.1 C A B 16 13 PIN 1 ID  $\oplus$ SYMM 0.05 (OPTIONAL) ¢ 16X 0.5 0.3 4222419/B 11/2016

3.1 2.9

В

3.1 2.9

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com



**RGT0016C** 




# **EXAMPLE BOARD LAYOUT**

# **RGT0016C**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.


www.ti.com



# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

www.ti.com

EXAS

# **RGT0016C**

**ISTRUMENTS** 



6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS6213013AQRGTRQ1	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13013Q	Samples
TPS6213013AQRGTTQ1	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	13013Q	Samples
TPS62130AQRGTRQ1	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA6IQ	Samples
TPS62130AQRGTTQ1	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA6IQ	Samples
TPS62133AQRGTRQ1	ACTIVE	VQFN	RGT	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA6JQ	Samples
TPS62133AQRGTTQ1	ACTIVE	VQFN	RGT	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PA6JQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



6-Feb-2020

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS62130A-Q1 :

• Catalog: TPS62130A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6213013AQRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS6213013AQRGTTQ1	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62130AQRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62130AQRGTTQ1	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62133AQRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62133AQRGTTQ1	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Jul-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6213013AQRGTRQ1	VQFN	RGT	16	3000	552.0	367.0	36.0
TPS6213013AQRGTTQ1	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62130AQRGTRQ1	VQFN	RGT	16	3000	552.0	367.0	36.0
TPS62130AQRGTTQ1	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62133AQRGTRQ1	VQFN	RGT	16	3000	552.0	367.0	36.0
TPS62133AQRGTTQ1	VQFN	RGT	16	250	552.0	185.0	36.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated