

Sample &

Buy



#### RC4580

SLOS412D - APRIL 2003-REVISED NOVEMBER 2014

# RC4580 Dual Audio Operational Amplifier

Technical

Documents

#### 1 Features

- ±2-V to ±18-V Operating Voltage
- 0.8-µVrms Low Noise Voltage
- 12-MHz Gain Bandwidth Product
- 0.0005% Total Harmonic Distortion
- 5-V/µs Slew Rate
- Drop-In Replacement for NJM4580
- Pin and Function Compatible with LM833, NE5532, NJM4558/9, and NJM4560/2/5 devices

### 2 Applications

- Audio Preamplifiers
- Active Filters
- Headphone Amplifiers
- Industrial Measurement Equipment

### 3 Description

Tools &

Software

The RC4580 device is a dual operational amplifier that has been designed optimally for audio applications, such as improving tone control. It offers low noise, high gain bandwidth, low harmonic distortion, and high output current, all of which make the device ideally suited for audio electronics, such as preamplifiers, active filters, and industrial measurement equipment. When high output current is required, the RC4580 device can be used as a headphone amplifier. Due to its wide operating supply voltage, the RC4580 device can also be used in lowvoltage applications.

Support &

Community


20

#### **Device Information**<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DC4590	SOIC (8)	4.90 mm × 3.91 mm		
RC4580	TSSOP (8)	3.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Noninverting Amplifier Schematic**



2

# **Table of Contents**

1	Features 1										
2	Арр	lications 1									
3	Des	cription 1									
4	Rev	ision History 2									
5	Pin Configuration and Functions										
6	Spe	cifications 4									
	6.1	Absolute Maximum Ratings 4									
	6.2	Handling Ratings4									
	6.3	Recommended Operating Conditions 4									
	6.4	Thermal Information 4									
	6.5	Electrical Characteristics5									
	6.6	Operating Characteristics5									
	6.7	Typical Characteristics 5									
7	Deta	ailed Description8									
	7.1	Overview 8									

	7.2	Functional Block Diagram	. 8
	7.3	Feature Description	. 8
	7.4	Device Functional Mode	. 8
8	Appl	ication and Implementation	. 9
	8.1	Typical Application	. 9
9	Powe	er Supply Recommendations	12
10	Layo	out	13
	10.1	Layout Guidelines	13
	10.2	Layout Example	13
11	Devi	ce and Documentation Support	14
	11.1	Trademarks	14
	11.2	Electrostatic Discharge Caution	14
	11.3	Glossary	14
12		hanical, Packaging, and Orderable mation	14

## **4** Revision History

1

#### Changes from Revision C (March 2004) to Revision D Added Applications, Device Information table, Pin Functions table, Handling Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Removed Ordering Information table


•	Removed Ordering Information table.	1
•	Changed $T_A = 25^{\circ}C$ to $T_A = -40^{\circ}C$ to $125^{\circ}C$ in condition statement for <i>Electrical Characteristics</i> table and	
	Operational Characteristics table.	5

www.ti.com

Page



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DECODIDITION					
NAME	NO.	- I/O	DESCRIPTION					
1IN+	3	I	Noninverting input					
1IN-	2	I	Inverting Input					
10UT	1	0	Output					
2IN+	5	I	Noninverting input					
2IN-	6	I	Inverting Input					
2OUT	7	0	Output					
V <sub>CC</sub> +	8	_	Positive Supply					
V <sub>CC</sub> -	4	—	Negative Supply					

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		±18	V
VI	Input voltage (any input)		±15	V
V <sub>ID</sub>	Differential input voltage		±30	V
lo	Output current		±50	mA
T <sub>A</sub>	Ambient temperature range	-40	125	°C
T <sub>stg</sub>	Storage temperature range	-60	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-60	125	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	1000	M
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>CC+</sub>	Supply veltage	2	16	V
V <sub>CC</sub> -	Supply voltage	-2	-16	v
VICR	Input common-mode voltage range	-13.5	13.5	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

#### 6.4 Thermal Information

		RC4				
	THERMAL METRIC <sup>(1)</sup>	D PW				
		8 PINS	8 PINS			
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	109	163			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	55.7	38			
$R_{\theta JB}$	Junction-to-board thermal resistance	49	90.6	°C/W		
ΨJT	Junction-to-top characterization parameter	10.6	1.3	C/VV		
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	48.6	88.9			
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance					

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

 $V_{CC\pm} = \pm 15$  V,  $T_A = -40^{\circ}$ C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	$R_{\rm S} = < 10 \ \rm k\Omega$		0.5	3	mV
I <sub>IO</sub>	Input offset current			5	200	nA
I <sub>IB</sub>	Input bias current			100	500	nA
$A_{VD}$	Large-signal differential voltage amplification	$R_L \ge 2 k\Omega, V_O = \pm 10 V$	90	110		dB
V <sub>CM</sub>	Output voltage swing	R <sub>L</sub> ≥2 kΩ	±12	±13.5		V
V <sub>ICR</sub>	Common-mode input voltage		±12	±13.5		V
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 10 kΩ	80	110		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio <sup>(1)</sup>	R <sub>S</sub> ≤ 10 kΩ	80	110		dB
I <sub>CC</sub>	Total supply current (all amplifiers)			6	9	mA


(1) Measured with  $V_{CC\pm}$  varied simultaneously

#### 6.6 **Operating Characteristics**

 $V_{CC\pm} = \pm 15$  V,  $T_A = -40^{\circ}C$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
SR	Slew rate at unity gain	$R_L \ge 2 k\Omega$	5	V/µs
GBW	Gain-bandwidth product	f = 10 kHz	12	MHz
THD	Total harmonic distortion	$V_0 = 5 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega, \text{ f} = 1 \text{ kHz}, \text{ A}_{VD} = 20 \text{ dB}$	0.0005%	
Vn	Equivalent input noise voltage	RIAA, $R_S \le 2.2$ kΩ, 30-kHz LPF	0.8	µVrms


### 6.7 Typical Characteristics



Copyright © 2003–2014, Texas Instruments Incorporated




#### **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**






### 7 Detailed Description

### 7.1 Overview

The RC4580 device is a dual operational amplifier that has been designed optimally for audio applications, such as improving tone control. It offers low noise, high gain bandwidth, low harmonic distortion, and high output current, all of which make the device ideally suited for audio electronics, such as preamplifiers, active filters, and industrial measurement equipment. When high output current is required, the RC4580 device can be used as a headphone amplifier. Due to its wide operating supply voltage, the RC4580 device can also be used in low-voltage applications.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. The RC4580 device has a 12-MHz unity-gain bandwidth.

#### 7.3.2 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage, then converting to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of the RC4580 device is 110 dB.

#### 7.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The RC4580 device has a 5-V/ms slew rate.

#### 7.4 Device Functional Mode

The RC4580 device is powered on when the supply is connected. Each device can be operated as a singlesupply operational amplifier or dual-supply amplifier depending on the application.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Typical Application

Some applications require differential signals. Figure 13 shows a simple circuit to convert a single-ended input of 2 V to 10 V into differential output of  $\pm 8$  V on a single 15-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier acts as a buffer and creates a voltage, V<sub>OUT+</sub>. The second amplifier inverts the input and adds a reference voltage to generate V<sub>OUT-</sub>. Both V<sub>OUT+</sub> and V<sub>OUT-</sub> range from 2 V to 10 V. The difference, V<sub>DIFF</sub>, is the difference between V<sub>OUT+</sub> and V<sub>OUT-</sub>.




Figure 13. Schematic for Single-Ended Input to Differential Output Conversion



(1)

#### **Typical Application (continued)**

#### 8.1.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 15 V
- Reference voltage: 12V
- Input: 2 V to 10 V

ν

• Output differential: ±8 V

#### 8.1.2 Detailed Design Procedure

The circuit in Figure 13 takes a single-ended input signal,  $V_{IN}$ , and generates two output signals,  $V_{OUT+}$  and  $V_{OUT-}$  using two amplifiers and a reference voltage,  $V_{REF}$ .  $V_{OUT+}$  is the output of the first amplifier and is a buffered version of the input signal,  $V_{IN}$  (see Equation 1).  $V_{OUT-}$  is the output of the second amplifier which uses  $V_{REF}$  to add an offset voltage to  $V_{IN}$  and feedback to add inverting gain. The transfer function for  $V_{OUT-}$  is Equation 2.

$$V_{OUT+} = V_{IN}$$

$$V_{\text{OUT-}} = V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{IN}} \times \frac{R_2}{R_1}$$
(2)

The differential output signal,  $V_{DIFF}$ , is the difference between the two single-ended output signals,  $V_{OUT+}$  and  $V_{OUT-}$ . Equation 3 shows the transfer function for  $V_{DIFF}$ . By applying the conditions that  $R_1 = R_2$  and  $R_3 = R_4$ , the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to the  $V_{REF}$ . The differential output range is  $2 \times V_{REF}$ . Furthermore, the common mode voltage will be one half of  $V_{REF}$  (see Equation 7).

$$V_{\text{DIFF}} = V_{\text{OUT}+} - V_{\text{OUT}-} = V_{\text{IN}} \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} = V_{IN}$$

$$V_{OUT-} = V_{REF} - V_{IN}$$

$$V_{OUT-} = 2 v V_{OUT-} V_{OUT-}$$
(6)

$$V_{\text{DIFF}} = 2 \times V_{\text{IN}} - V_{\text{REF}}$$

$$V_{\text{cm}} = \left(\frac{V_{\text{OUT}+} + V_{\text{OUT}-}}{2}\right) = \frac{1}{2} V_{\text{REF}}$$
(7)

#### 8.1.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common mode input range and the output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design. Because the RC4580 device has a bandwidth of 12 MHz, this circuit will only be able to process signals with frequencies of less than 12 MHz.

#### 8.1.2.2 Passive Component Selection


Because the transfer function of  $V_{OUT-}$  is heavily reliant on resistors (R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>, and R<sub>4</sub>), use resistors with low tolerances to maximize performance and minimize error. This design used resistors with resistance values of 36 k $\Omega$  with tolerances measured to be within 2%. But, if the noise of the system is a key parameter, the user can select smaller resistance values (6 k $\Omega$  or lower) to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.



#### **Typical Application (continued)**

#### 8.1.3 Application Curves

The measured transfer functions in Figure 14, Figure 15, and Figure 16 were generated by sweeping the input voltage from 0 V to 12 V. However, this design should only be used between 2 V and 10 V for optimum linearity.





### 9 Power Supply Recommendations

The RC4580 device is specified for operation over the range of  $\pm 2$  to  $\pm 16$  V; many specifications apply from - 40°C to 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

### CAUTION

Supply voltages outside of the ±18 V range can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.



### 10 Layout

#### **10.1 Layout Guidelines**

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to *Circuit Board Layout Techniques*, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 10.2 Layout Example




Figure 17. Operational Amplifier Schematic for Noninverting Configuration




Figure 18. Operational Amplifier Board Layout for Noninverting Configuration

Submit Documentation Feedback

## **11 Device and Documentation Support**

### 11.1 Trademarks

All trademarks are the property of their respective owners.

### **11.2 Electrostatic Discharge Caution**



14

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
RC4580ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4580I	Samples
RC4580IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4580I	Samples
RC4580IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4580I	Samples
RC4580IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 85	RC4580IP	Samples
RC4580IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4580I	Samples
RC4580IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4580I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



6-Feb-2020

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF RC4580 :

Automotive: RC4580-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	I											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
RC4580IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4580IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
RC4580IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

21-Aug-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
RC4580IDR	SOIC	D	8	2500	340.5	338.1	20.6
RC4580IDR	SOIC	D	8	2500	367.0	367.0	35.0
RC4580IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# **PW0008A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



# PW0008A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0008A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# D0008A



# **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated