

Burr-Brown Products from Texas Instruments



12-BIT, 4-MSPS LOW POWER SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 4 MHz Sample Rate, 12-Bit Resolution
- Zero Latency
- Unipolar, Pseudo Differential Input, Range:
 0 V to 2.5 V
- High Speed Parallel Interface
- 71 dB SNR and -88.5 dB THD at 1 MHz I/P
- Power Dissipation 95 mW at 4 MSPS
- Nap Mode (10 mW Power Dissipation)
- Power Down (10 μW)
- Internal Reference
- Internal Reference Buffer
- 48-Pin TQFP and QFN Packages

DESCRIPTION

The ADS7881 is a 12-bit 4-MSPS A-to-D converter with 2.5-V internal reference. The device includes a capacitor based SAR A/D converter with inherent sample and hold. The device offers a 12-bit parallel interface with an additional byte mode that provides easy interface with 8-bit processors. The device has a pseudo-differential input stage.

APPLICATIONS

- Optical Networking (DWDM, MEMS Based Switching)
- Spectrum Analyzers
- High Speed Data Acquisition Systems
- High Speed Close-Loop Systems
- Telecommunication
- Ultra-Sound Detection

The –IN swing of ±200 mV is useful to compensate for ground voltage mismatch between the ADC and sensor and also to cancel common-mode noise. With nap mode enabled, the device operates at lower power when used at lower conversion rates. The device is available in 48-pin TQFP and QFN packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ÆÀ

ADS7881



SLAS400B - SEPTEMBER 2003 - REVISED NOVEMBER 2005



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERATURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
	14	14	10	48-Pin			ADS7881IPFBT	Tape and reel 250
4007004	±1	±1	12	TQFP	PFB	–40°C to 85°C	ADS7881IPFBR	Tape and reel 1000
ADS7881			10	48-Pin	507	1000 1- 0500	ADS7881IRGZT	Tape and reel 250
	±1	±1	12	QFN	RGZ	–40°C to 85°C	ADS7881IRGZR	Tape and reel 2500

NOTE: For most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range(1)

		UNIT
+IN to AGND		-0.3 V to +VA + 0.1 V
-IN to AGND		–0.3 V to 0.5 V
+VA to AGND		–0.3 V to 7 V
+VBD to BDGND		–0.3 V to 7 V
Digital input voltage to GND		-0.3 V to (+VBD + 0.3 V)
Digital output to GND		-0.3 V to (+VBD + 0.3 V)
Operating temperature range		-40°C to 85°C
Storage temperature range		–65°C to 150°C
Junction temperature (TJmax)		150°C
	Power dissipation	(T _J Max–T _A)/ θ _{JA}
TQFP and QFN packages	θ_{JA} Thermal impedance	86°C/W
	Vapor phase (60 sec)	215°C
Lead temperature, soldering	Infrared (15 sec)	220°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. TEXAS INSTRUMENTS www.ti.com

SPECIFICATIONS

 $T_A = -40^{\circ}C$ to $85^{\circ}C$, +VA = 5 V, +VBD = 5 V or 3.3 V, $V_{ref} = 2.5$ V, $f_{sample} = 4$ MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Full-scale input span ⁽¹⁾	+IN - (-IN)	0		V _{ref}	V
	+IN	-0.2		V _{ref} + 0.2	
Absolute input range	-IN	-0.2		+0.2	V
Input capacitance			27		pF
Input leakage current			500		pА
SYSTEM PERFORMANCE					
Resolution			12		Bits
No missing codes		12			Bits
Integral linearity ⁽²⁾		-1	±0.6	1	LSB(3)
Differential linearity		-1	±0.6	1	LSB(3)
Offset error ⁽⁴⁾	External reference	-1.5	±0.25	1.5	mV
Gain error ⁽⁴⁾	External reference	-2	±0.75	2	mV
Common-mode rejection ratio	With common mode input signal = 200 mVp–p at 1 MHz		60		dB
Power supply rejection	At FF0 _H output code, +VA = 4.75 V to 5.25 V , Vref = 2.50 V		80		dB
SAMPLING DYNAMICS					
	+VDB = 5 V		185	200	nsec
Conversion time	+VDB = 3 V			205	nsec
Acquisition time	+VDB = 5 V	50	65		nsec
Acquisition time	+VDB = 3 V	45			nsec
Maximum throughput rate				4	MHz
Aperture delay			2		nsec
Aperture jitter			20		psec
Step response			50		nsec
Over voltage recovery			50		nsec
DYNAMIC CHARACTERISTICS					
	V _{IN} = 2.496 Vp-p at 100 kHz/2.5 Vref		-91		
Total harmonic distortion ⁽⁵⁾	V _{IN} = 2.496 Vp-p at 1 MHz/2.5 Vref		-88.5	-86	dB
	V _{IN} = 2.496 Vp-p at 1.8 MHz/2.5 Vref		74		
	V _{IN} = 2.496 Vp-p at 100 kHz/2.5 Vref		71.5		
SNR	V _{IN} = 2.496 Vp–p at 1 MHz/2.5 Vref	69	71		dB
	V _{IN} = 2.496 Vp–p at 1.8 MHz/2.5 Vref		69.7		
	V _{IN} = 2.496 Vp-p at 100 kHz/2.5 Vref		71.5		
SINAD	V _{IN} = 2.496 Vp–p at 1 MHz/2.5 Vref	69	71		dB
	V _{IN} = 2.496 Vp–p at 1.8 MHz/2.5 Vref		68.3		
SFDR	V _{IN} = 2.496 Vp–p at 1 MHz/2.5 Vref		90		dB
–3 dB Small signal bandwidth			50		MHz
EXTERNAL REFERENCE INPUT					
Input V _{REF} range		2.4	2.5	2.6	V
Resistance ⁽⁶⁾	To internal reference voltage		500		kΩ

SLAS400B - SEPTEMBER 2003 - REVISED NOVEMBER 2005



SPECIFICATIONS Continued

 $T_A = -40^{\circ}C$ to 85°C, +VA = 5 V, +VBD = 5 V or 3.3 V, $V_{ref} = 2.5$ V, $f_{sample} = 4$ MHz (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL REFEREN	CE OUTPUT					
Start-up time		From 95% (+VA), with $1-\mu F$ storage capacitor on REFOUT to AGND			120	msec
VREF Range		IOUT=0	2.47	2.5	2.53	V
Source current		Static load			10	μA
Line regulation		+VA = 4.75 V to 5.25 V		1		mV
Drift		IOUT = 0		25		PPM/C
DIGITAL INPUT/OUTP	TUT					
Logic family				CMOS		
	VIH	I _{IH} = 5 μA	+V _{BD} -1		+V _{BD} + 0.3	V
Logic level	VIL	$I_{IL} = 5 \mu A$	-0.3		0.8	V
Logic level	V _{OH} I _{OH} = 2 TTL loads +V _{BD} - 0.6		+V _{BD}	V		
	V _{OL}	$I_{OL} = 2 \text{ TTL loads}$	0		0.4	V
Data format			Straight Binary			
POWER SUPPLY REC	UIREMENTS	·				
	+VBD		2.7	3.3	5.25	V
Power supply voltage	+VA		4.75	5	5.25	V
Supply current, +VA, 4	MHz sample rate			19	22	mA
Power dissipation, 4 MI	Hz sample rate	+VA = 5 V		95	110	mW
NAP MODE						
Supply current, +VA				2	3	mA
Power-up time(7)				60		nsec
POWER DOWN		·				
Supply current, +VA				2	2.5	μA
Power down time(8)		From simulation results		10		μsec
Power up time		1-μF Storage capacitor on REFOUT to AGND		25		msec
Invalid conversions after	er power up or reset		4 N		Numbers	
TEMPERATURE RAN	GE					
Operating free-air			-40		85	°C

Ideal input span; does not include gain or offset error.
 This is endpoint INL, not best fit.
 LSB means least significant bit.

(4) Measured relative to actual measured reference.

(5) Calculated on the first nine harmonics of the input frequency.

(6) Can vary ±20%.

(7) Minimum acquisition time for first sampling after the end of nap state must be 60 nsec more than normal.

(8) Time required to reach level of 2.5 μ A.

TIMING REQUIREMENTS

All specifications typical at -40° C to 85° C, +VA = +5 V, +VBD = +5 V (see Notes 1, 2, 3, and 4)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	REF FIG
Conversion time	t(conv)		185	200	ns	5
Acquisition time	t(acq)	50	65		ns	5
SAMPLING AND CONVERSION START						
Hold time CS low to CONVST high (with BUSY high)	^t h1	10			ns	3
Delay CONVST high to acquisition start	^t d1	2	4	5	ns	1
Hold time, $\overline{\text{CONVST}}$ high to $\overline{\text{CS}}$ high with BUSY low	^t h2	10			ns	1
Hold time, CONVST low to CS high	th3	10			ns	1
Delay CONVST low to BUSY high	td2			40	ns	1
CS width for acquisition or conversion to start	t _{w3}	20			ns	2
Delay CS low to acquisition start with CONVST high	td3	2	4	5	ns	2
Pulse width, from CS low to CONVST low for acquisition to start	^t w1	20			ns	2
Delay CS low to BUSY high with CONVST low	t _{d4}			40	ns	2
Quiet sampling time ⁽³⁾		25			ns	
CONVERSION ABORT						
Setup time CONVST high to CS low with BUSY high	t _{s1}			15	ns	4
Delay time CS low to BUSY low with CONVST high	td5			20	ns	4
DATA READ						
Delay RD low to data valid with CS low	^t d6			25	ns	5
Delay BYTE high to LSB word valid with $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low	td7			25	ns	5
Delay time RD high to data 3-state with CS low	t _{d9}			25	ns	5
Delay time end of conversion to BUSY low	^t d11			20	ns	5
Quiet sampling time RD high to CONVST low	t ₁			25	ns	5
Delay CS low to data valid with RD low	t _{d8}			25	ns	6
Delay $\overline{\text{CS}}$ high to data 3-state with $\overline{\text{RD}}$ low	^t d10			25	ns	6
Quiet sampling time CS low to CONVST low	t2			25	ns	6
BACK-TO-BACK CONVERSION	•				•	•
Delay BUSY low to data valid	t _{d12}			10	ns	7, 8
Pulse width, CONVST high	t _{w4}	60			ns	7, 8
Pulse width, CONVST low	t _{w5}	20			ns	7
POWER DOWN/RESET	•				•	•
Pulse width, low for PWD/RST to reset the device	t _{w6}	45		6140	ns	10
Pulse width, low for PWD/RST to power down the device	t _{w7}	7200			ns	9
Delay time, power up after PWD/RST is high	td13			25	ms	9

(1) All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of (V_{IL} + V_{IH})/2. (2) See timing diagram. (3) Quiet period before conversion start, no data bus activity including data bus 3-state is allowed in this period. (4) All timings are measured with 20 pF equivalent loads on all data bits and BUSY pin.



PIN ASSIGNMENTS



NC – No connection



NC - No internal connection

NOTE: The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

TERMINAL FUNCTIONS

NAME	NO. PFB	NO. RGZ	I/O		DESCRIPTIO	N			
				8-E	lit Bus	16-Bit Bus			
DATA BUS				BYTE = 0	BYTE = 1	BYTE = 0			
DB11	16	28	0	D11 (MSB)	D3	D11 (MSB)			
DB10	17	29	0	D10	D2	D10			
DB9	18	30	0	D9	D1	D9			
DB8	19	31	0	D8	D0 (LSB)	D8			
DB7	20	32	0	D7	0	D7			
DB6	21	33	0	D6	0	D6			
DB5	22	34	0	D5	0	D5			
DB4	23	35	0	D4	0	D4			
DB3	26	38	0	D3	0	D3			
DB2	27	39	0	D2	0	D2			
DB1	28	40	0	D1	0	D1			
DB0	29	41	0	D0 (LSB)	0	D0 (LSB)			
CONTROL P	INS								
CS	42	6	Ι			ation like acquisition start, conver- timing diagrams for more details.			
CONVST	40	4	Ι			isition. The falling edge of this input efer to the timing diagrams for more			
RD	41	5	I	Active low synchronization as the output enable and		butput. When \overline{CS} is low, this serves ersion results on the bus.			
A_PWD	37	1	I	Nap mode enable, active low					
PWD/RST	38	2	I	Active low input, acts as device power down/device reset signal.					
BYTE	39	3	Ι	Byte select input. Used for 0: No fold back	-				
				1: Lower byte D[3:0] is to	Dided back to high byte s	so D3 is available in D11 place.			
STATUS OUT		40	-	Otation and and different and					
BUSY	36	48	0	Status output. High wher	a conversion is in prog	ress.			
POWER SUP		00.40		Divital	Haller Constants and a star	ute Defende Table Ofenlaged			
+VBD	24, 34	36, 46	-	guidelines.		outs. Refer to Table 3 for layout			
BDGND	25, 35	37, 47	-	Digital ground for all digit the device.	al inputs and outputs. Sh	hort to analog ground plane below			
+VA	4, 9, 10, 13, 43, 46	7, 10, 16, 21, 22, 25	-	Analog power supplies. F	Refer to Table 3 for layou	ut guidelines.			
AGND	5, 8, 11, 12, 14, 15, 44, 45	8, 9, 17, 20, 23, 24, 26, 27	-	Analog ground pins. Sho	rt to analog ground plan	e below the device.			
ANALOG INF	TUT								
+IN	6	18	I	Noninverting analog inpu	t channel				
-IN	7	19	I	Inverting analog input cha					
REFIN	1	13	Ι	Reference (positive) input pass capacitor and 1-µF		ed with REFM pin using 0.1- μ F by-			
REFOUT	2	14	0	Internal reference output.	To be shorted to REFIN I pin when external refe	I pin when internal reference is used. erence is used. Always needs to be acitor.			
REFM	47, 48	11, 12	I	Reference ground. Conn	ect to analog ground pla	ine.			
				·					
NC	3, 30, 31, 32, 33	15, 42, 43, 44, 45	_	No connection					



DESCRIPTION AND TIMING DIAGRAMS

SAMPLING AND CONVERSION START

There are three ways to start sampling. The rising edge of $\overline{\text{CONVST}}$ starts sampling with $\overline{\text{CS}}$ and BUSY being low (see Figure 1) or it can be started with the falling edge of $\overline{\text{CS}}$ when $\overline{\text{CONVST}}$ is high and BUSY is low (see Figure 2). Sampling can also be started with an internal conversion end (before BUSY falling edge) with $\overline{\text{CS}}$ being low and $\overline{\text{CONVST}}$ high before an internal conversion end (see Figure 3). Also refer to the section DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION for more details.

A conversion can be started two ways (a conversion start is the end of sampling). Either with the falling edge of CONVST when CS is low (see Figure 1) or the falling edge of CS when CONVST is low (see Figure 2). A clean and low jitter falling edge of these respective signals triggers a conversion start and is important to the performance of the converter. The BUSY pin is brought high immediately following the CONVST falling edge. BUSY stays high throughout the conversion process and returns low when the conversion has ended.



Figure 1. Sampling and Conversion Start Control With CONVST Pin



Figure 2. Sampling and Conversion Start Control With CS Pin







CONVERSION ABORT

The falling edge of \overline{CS} aborts the conversion while BUSY is high and \overline{CONVST} is high (see Figure 4). The device outputs FE0 (hex) to indicate a conversion abort.



Figure 4. Conversion Abort

DATA READ

Two conditions need to be satisfied for a read operation. Data appears on the D11 through D0 pins (with D11 MSB) when both \overline{CS} and \overline{RD} are low. Figure 5 and Figure 6 illustrate the device read operation. The bus is three-stated if any one of the signals is high.





There are two output formats available. Twelve bit data appears on the bus during a read operation while BYTE is low. When BYTE is high, the lower byte (D3 through D0 followed by all zeroes) appears on the data bus with D3 in the MSB. This feature is useful for interfacing with eight bit microprocessors and microcontrollers.





Figure 6. Read Control Via CS and RD Tied to BDGND

DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION

The following two figures illustrate device operation in back-to-back conversion mode. It is possible to operate the device at any throughput in this mode, but this is the only mode in which the device can be operated at throughputs exceeding 3.5 MSPS.

A conversion starts on the $\overline{\text{CONVST}}$ falling edge. The BUSY output goes high after a delay (t_{d2}). Note that care must be taken not to abort the conversion (see Figure 4) apart from timing restrictions shown in Figure 7 and Figure 8. The conversion ends within the conversion time, t_(CONV), after the $\overline{\text{CONVST}}$ falling edge. The new acquisition can be immediately started without waiting for the BUSY signal to go low. This can be ensured with a $\overline{\text{CONVST}}$ high pulse width that is more than or equal to (t₀ - t_(CONV) + 10 nsec) which is t_{w4} for a 4-MHz operation.



Figure 7. Back-To-Back Operation With CS and RD Low



ADS7881 SLAS400B – SEPTEMBER 2003 – REVISED NOVEMBER 2005



Figure 8. Back-To-Back operation With \overline{CS} Toggling and \overline{RD} Low

NAP MODE

The device can be put in nap mode following the sequences shown in Figure 9. This provides substantial power saving while operating at lower sampling rates.

While operating the device at throughput rates lower than 3.2 MSPS, $\overline{A_PWD}$ can be held low (see Figure 9). In this condition, the device goes into the nap state immediately after BUSY goes low and remains in that state until the next sampling starts. The minimum acquisition time is 60 nsec more than $t_{(acq)}$ as defined in the timing requirements section.

Alternately, $\overline{A_PWD}$ can be toggled any time during operation (see Figure 10). This is useful when the system acquires data at the maximum conversion speed for some period of time (back-to-back conversion) and it does not acquire data for some time while the acquired data is being processed. During this period, the device can be put in the nap state to save power. The device remains in the nap state as long as $\overline{A_PWD}$ is low with BUSY being low and sampling has not started. The minimum acquisition time for the first sampling after the nap state is 60 nsec more than $t_{(acq)}$ as defined in the timing requirements section.



NOTE: The SAMPLE (Internal) signal is generated as described in the Sampling and Conversion Start section.

Figure 9. Device Operation While A_PWD is Held Low

ADS7881

SLAS400B - SEPTEMBER 2003 - REVISED NOVEMBER 2005





NOTE: The SAMPLE (Internal) signal is generated as described in the Sampling and Conversion Start section.

Figure 10. Device Operation While $\overline{A_PWD}$ is Toggling

POWERDOWN/RESET

A low level on the $\overline{PWD/RST}$ pin puts the device in the powerdown phase. This is an asynchronous signal. As shown in Figure 11, the device is in the reset phase for the first t_{W6} period after a high-to-low transition of $\overline{PWD/RST}$. During this period the output code is FE0 (hex) to indicate that the device is in the reset phase. The device powers down if the $\overline{PWD/RST}$ pin continues to be low for a period of more than t_{W7} . Data is not valid for the first four conversions after a power-up (see Figure 11) or an end of reset (see Figure 12). The device is initialized during the first four conversions.



Figure 12. Device Reset



TYPICAL CHARACTERISTICS⁽¹⁾



(1) At sample rate = 4 MSPS, V_{ref} = 2.5 V external, unless otherwise specified.

ADS7881

SLAS400B - SEPTEMBER 2003 - REVISED NOVEMBER 2005







ADS7881

SLAS400B - SEPTEMBER 2003 - REVISED NOVEMBER 2005



ADS7881 SLAS400B – SEPTEMBER 2003 – REVISED NOVEMBER 2005



Texas truments

www.ti.com

17









Figure 36



PRINCIPLES OF OPERATION

The ADS7881 is a member of a family of high-speed successive approximation register (SAR) analog-to-digital converters (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function.

The conversion clock is generated internally. The conversion time is 200 ns max (at 5 V +VBD).

The analog input is provided to two input pins: +IN and –IN. (Note that this is pseudo differential input and there are restrictions on –IN voltage range.) When a conversion is initiated, the difference voltage between these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS7881 has a built-in 2.5-V (nominal value) reference but can operate with an external reference. When an internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with an 0.1- μ F decoupling capacitor and a 1- μ F storage capacitor between pin 2 (REFOUT) and pins 47, 48 (REFM). The internal reference of the converter is buffered. There is also a buffer from REFIN to CDAC. This buffer provides isolation between the external reference and the CDAC and also recharges the CDAC during conversion. It is essential to decouple REFOUT to AGND with a 0.1- μ F capacitor while the device operates with an external reference.

ANALOG INPUT

When the converter enters hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array. The voltage on the –IN input is limited to between -0.2 V and 0.2 V, thus allowing the input to reject a small signal which is common to both the +IN and –IN inputs. The +IN input has a range of -0.2 V to (+V_{ref} +0.2 V). The input span (+IN – (–IN)) is limited from 0 V to VREF.

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, signal frequency, and source impedance. Essentially, the current into the ADS7881 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current (this may not happen when a signal is moving continuously). The source of the analog input voltage must be able to charge the input capacitance (27 pF) to better than a 12-bit settling level with a step input within the acquisition time of the device. The step size can be selected equal to the maximum voltage difference between two consecutive samples at the maximum signal frequency. (Refer to Figure 39 for the suggested input circuit.) When the converter goes into hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, both –IN and +IN inputs should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications.

Care should be taken to ensure that +IN and –IN see the same impedance to the respective sources. (For example, both +IN and –IN are connected to a decoupling capacitor through a 21- Ω resistor as shown in Figure 39.) If this is not observed, the two inputs could have different settling times. This may result in an offset error, gain error, or linearity error which changes with temperature and input voltage.

DIGITAL INTERFACE

TIMING AND CONTROL

Refer to the SAMPLING AND CONVERSION START section and the CONVERSION ABORT section.

READING DATA

The ADS7881 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when \overline{CS} and \overline{RD} are both low. There is a minimal quiet sampling period requirement around the falling edge of \overline{CONVST} as stated in the timing requirements section. Data reads or bus three-state operations should not be attempted within this period. Any other combination of \overline{CS} and \overline{RD} three-states the parallel output. Refer to Table 1 for ideal output codes.

DESCRIPTION	ANALOG VALUE	BINARY CODE	HEX CODE
Full scale	V _{ref} – 1 LSB	1111 1111 1111	FFF
Midscale	V _{ref} /2	1000 0000 0000	800
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	0111 1111 1111	7FF
Zero	0 V	0000 0000 0000	000

Table 1	. Ideal	Input	Voltages	and	Output	Codes ⁽¹⁾
---------	---------	-------	----------	-----	--------	----------------------

(1) Full-scale range = V_{ref} and least significant bit (LSB) = $V_{ref}/4096$

The output data appears as a full 12-bit word (D11–D0) on pins DB11 – DB0 (MSB–LSB) if BYTE is low.

READING THE DATA IN BYTE MODE

The result can also be read on an 8-bit bus for convenience by using pins DB11–DB4. In this case two reads are necessary; the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB11–DB4, and then bringing BYTE high. When BYTE is high, the lower bits (D3–D0) followed by all zeros are on pins DB11 – DB4 (refer to Table 2).

These multi-word read operations can be performed with multiple active RD signals (toggling) or with RD tied low for simplicity.

Table 2. Conversion Data	Read	Out
--------------------------	------	-----

DVTE	DATA READ OUT					
BYTE	DB11 – DB4	DB3 – DB0				
High	D3 – D0, 0000	All zeroes				
Low	D11 – D4	D3 – D0				

Also refer to the DATA READ and DEVICE OPERATION AND DATA READ IN BACK-TO-BACK CONVERSION sections for more details.

Reset

Refer to the POWERDOWN/RESET section for the device reset sequence.

It is recommended to reset the device after power on. A reset can be issued once the power has reached 95% of its final value.

PWD/RST is an asynchronous active low input signal. A current conversion is aborted no later than 45 ns after the converter is in the reset mode. In addition, the device outputs a FE0 code to indicate a reset condition. The converter returns back to normal operation mode immediately after the PWD/RST input is brought high.

Data is not valid for the first four conversions after a device reset.

Powerdown

Refer to the POWERDOWN/RESET section for the device powerdown sequence.

The device enters powerdown mode if a $\overline{PWD}/\overline{RST}$ low duration is extended for more than a period of t_{W7} .

The converter goes back to normal operation mode no later than a period of t_{d13} after the PWD/RST input is brought high.

After this period, normal conversion and sampling operation can be started as discussed in previous sections. Data is not valid for the first four conversions after a device reset.

Nap Mode

Refer to the NAP MODE section in the DESCRIPTION AND TIMING DIAGRAMS section for information.



APPLICATION INFORMATION

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS7881 circuitry.

As the ADS7881 offers single-supply operation, it is often used in close proximity with digital logic, micro-controllers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve acceptable performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to the end of sampling (within quiet sampling time) and just prior to latching the output of the analog comparator during the conversion phase. Thus, driving any single conversion for an n-bit SAR converter, there are n+1 windows in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS7881 draws very little current from an external reference as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1- μ F bypass capacitor and 1- μ F storage capacitor are recommended from REFIN (pin 1) directly to REFM (pin 48).

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are too close to the grounding point of a micro-controller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane that is separate from the connection for +VBD and digital logic until they are connected at the power entry point onto the PCB. Power to the ADS7881 should be clean and well bypassed. A $0.1-\mu$ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of capacitor. In addition to a $0.1-\mu$ F capacitor, a $1-\mu$ F capacitor is recommended. In some situations, additional bypassing may be required, such as a $100-\mu$ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors, all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

POWER SUPPLY PLANE		
SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE
Pairs of pins that require a shortest path to decoupling capacitors	(4,5), (9,8), (10,11), (13, 15), (43, 44) (46, 45)	(24, 25), (34, 35)
Pins that require no decoupling	14, 12	

Table 3. Power Supply Decoupling Capacitor Placement







Figure 38. Using Internal Reference



Figure 39. Typical Analog Input Circuit



Figure 40. Interfacing With Microcontroller

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7881IPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
ADS7881IPFBT	TQFP	PFB	48	250	180.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
ADS7881IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADS7881IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Dec-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7881IPFBR	TQFP	PFB	48	1000	350.0	350.0	43.0
ADS7881IPFBT	TQFP	PFB	48	250	213.0	191.0	55.0
ADS7881IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0
ADS7881IRGZT	VQFN	RGZ	48	250	213.0	191.0	55.0

RGZ 48

7 x 7, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



<u>RGZ0048A</u>

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



RGZ0048A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGZ0048A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



MECHANICAL DATA

MTQF019A - JANUARY 1995 - REVISED JANUARY 1998

PFB (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated