


#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>nd</sub> of 4.8 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



#### DESCRIPTION/ORDERING INFORMATION

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overline{OE})$  input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

### **ORDERING INFORMATION**

T <sub>A</sub>	PAC	KAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP - PW	Reel of 2000	SN74LVC125AIPWREP	C125AEP
–55°C to 125°C	TSSOP – PW	Reel of 2000	SN74LVC125AMPWREP (2)	125AMEP
-55°C 10 125°C	SOIC - D	Reel of 2500	SN74LVC125AMDREP	125AMEP

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) Product Preview

# FUNCTION TABLE (EACH BUFFER)


INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



## **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
$V_{I}$	Input voltage range (2)	-0.5	6.5	V	
Vo	Output voltage range <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
$\theta_{JA}$	Package thermal impedance (4)		113	°C/W	
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of VCC is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74LVC125A-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT				
V	Cupply voltage	Operating	1.65	3.6	V				
V <sub>CC</sub>	Supply voltage	Data retention only	1.5	1.5					
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>						
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V				
		V <sub>CC</sub> = 2.7 V to 3.6 V	2						
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.	$35 \times V_{CC}$					
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V				
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8					
VI	Input voltage	,	0	5.5	V				
Vo	Output voltage		0	V <sub>CC</sub>	V				
		V <sub>CC</sub> = 1.65 V		-4					
	High-level output current	V <sub>CC</sub> = 2.3 V		-8	mA				
I <sub>OH</sub>		V <sub>CC</sub> = 2.7 V		-12	IIIA				
		V <sub>CC</sub> = 3 V		-24	4				
		V <sub>CC</sub> = 1.65 V		4					
	Lave lavel autout average	V <sub>CC</sub> = 2.3 V		8	A				
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA				
		V <sub>CC</sub> = 3 V		24					
Δt/Δν	Input transition rise or fall rate			8	ns/V				
_	Operation for a six terms and the	I suffix	-40	85	00				
T <sub>A</sub>	Operating free-air temperature	M suffix	-55	125	°C				

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.0	6 V V <sub>CC</sub> – 0.2			
	I <sub>OH</sub> = -4 mA	1.65 V	1.2			
V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V
V <sub>OH</sub>	12 1	2.7 V	2.2			V
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			
	I <sub>OH</sub> = -24 mA	3 V	2.2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.0	6 V		0.2	
	I <sub>OL</sub> = 4 mA	1.65 V			0.45	
$V_{OL}$	I <sub>OL</sub> = 8 mA	2.3 V			0.7	V
	I <sub>OL</sub> = 12 mA	2.7 V			0.4	
	I <sub>OL</sub> = 24 mA	3 V			0.55	
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or GND	3.6 V			±5	μΑ
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ
I <sub>cc</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			10	μΑ
$\Delta I_{CC}$	One input at V <sub>CC</sub> – 0.6 V, Other inputs	at V <sub>CC</sub> or GND 2.7 V to 3.6	S V		500	μΑ
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		5		pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

# SN74LVC125A-EP QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS739C-DECEMBER 2003-REVISED DECEMBER 2006



### **Switching Characteristics**

over -40°C to 85°C (I-temp) operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1	.65 V	V <sub>CC</sub> =	2.3 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>	Α	Y		12.3		6.3		5.5		4.8	ns
t <sub>en</sub>	ŌĒ	Y		14.3		7.4		6.6		5.4	ns
t <sub>dis</sub>	ŌĒ	Y		11.1		5.6		5		4.6	ns
t <sub>sk(o)</sub>										1	ns

### **Switching Characteristics**

over -55°C to 125°C (M-temp) operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.	.65 V	V <sub>CC</sub> =	2.3 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
(INPUT)	(OUTFUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>pd</sub>	Α	Y		12.3		8		7		5.8	ns
t <sub>en</sub>	ŌĒ	Y		14.3		9		8.5		6.5	ns
t <sub>dis</sub>	ŌĒ	Y		11.1		5.6		6		5.6	ns
t <sub>sk(o)</sub>										1	ns

# **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	TANAMETER	TEOT CONDITIONS	TYP	TYP	TYP	Oitii
$C_{pd}$	Power dissipation capacitance per gate	f = 10 MHz	7.4	11.3	15	pF

SN74LVC125A-EP




## PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

	INI	PUTS	.,	V		_	.,	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_\Delta$	
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74LVC125AIPWREP	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C125AEP	Samples
SN74LVC125AMDREP	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	125AMEP	Samples
V62/04656-01XE	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C125AEP	Samples
V62/04656-02YE	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	125AMEP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

6-Feb-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC125A-EP:

Automotive: SN74LVC125A-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC125AIPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC125AMDREP	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC125AIPWREP	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LVC125AMDREP	SOIC	D	14	2500	333.2	345.9	28.6

# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated