# **8-Bit Addressable Latches**

The MC14099B is an 8-bit addressable latch. Data is entered in serial form when the appropriate latch is addressed (via address pins A0, A1, A2) and write disable is in the low state. For the MC14099B the input is a unidirectional write only port.

The data is presented in parallel at the output of the eight latches independently of the state of Write Disable,  $Write/\overline{Read}$  or Chip Enable.

A Master Reset capability is available on both parts.

#### **Features**

- Serial Data Input
- Parallel Output
- Master Reset
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-Power Schottky TTL Load over the Rated Temperature Range
- MC14099B pin for pin compatible with CD4099B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

	<u> </u>		
Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



### ON Semiconductor®

http://onsemi.com




SOIC-16 WD DW SUFFIX CASE 751G

#### **PIN ASSIGNMENT**

Q7 [	1●	16	
RESE [		15	] Q6
DATĂ [	3	14	] Q5
WRITE DISABLE	4	13	] Q4
A0 [	5	12	] Q3
A1 [	6	11	] Q2
A2 [	7	10	] Q1
V <sub>SS</sub> [	8	9	] Q0

#### **MARKING DIAGRAM**




A = Assembly Location
WL = Wafer Lot

WL = Water Lot
YY = Year
WW = Work Week
G = Pb-Free Indicator

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

#### MC14099B



### **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

				-55	5°C	25°C		125°C			
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	_ _ _	Vdc
Output Drive Current $ (V_{OH} = 2.5 \text{ Vdc}) $ $ (V_{OH} = 4.6 \text{ Vdc}) $ $ (V_{OH} = 9.5 \text{ Vdc}) $ $ (V_{OH} = 13.5 \text{ Vdc}) $	Source	ІОН	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	1 1 1	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	1 1 1 1	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	-	-	-	5.0	7.5	_	-	pF
Input Capacitance MC14599B — Data (pin (V <sub>in</sub> = 0)	3)	C <sub>in</sub>	-	-	-	-	15	22.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Notes 3 & 4) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)		I <sub>T</sub>	5.0 10 15			$I_T = (3)$	1.5 μΑ/kHz) f 3.0 μΑ/kHz) f 4.5 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
   The formulas given are for the typical characteristics only at 25°C.
   To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$


where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.004.

## **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time	t <sub>TLH</sub> ,					ns
$t_{TLH}$ , $t_{THL} = (1.35 \text{ ns/pF}) C_L + 32 \text{ ns}$	t <sub>THL</sub>	5.0	_	100	200	
$t_{TLH}$ , $t_{THL} = (0.6 \text{ ns/pF}) C_L + 20 \text{ ns}$		10	_	50	100	
$t_{TLH}$ , $t_{THL} = (0.4 \text{ ns/pF}) C_L + 20 \text{ ns}$		15	_	40	80	
Propagation Delay Time	t <sub>PHL</sub> ,					ns
Data to Output Q	t <sub>PLH</sub>	5.0	_	200	400	
		10	_	75	150	
		15	_	50	100	
Write Disable to Output Q		5.0	_	200	400	ns
		10	_	80	160	
		15	_	60	120	
Reset to Output Q		5.0	_	175	350	ns
		10	_	80	160	
		15	_	65	130	
CE to Output Q (MC14599B only)		5.0	_	225	450	ns
		10	_	100	200	
		15	_	75	150	
Propagation Delay Time, MC14599B only	t <sub>PHL</sub> ,					ns
Chip Enable, Write/Read to Data	t <sub>PLH</sub>	5.0	_	200	400	
		10	_	80	160	
		15	_	65	130	
Address to Data		5.0	_	200	400	ns
		10	_	90	180	
		15	_	75	150	
Pulse Widths	t <sub>w(H)</sub>					ns
Reset	t <sub>w(L)</sub>	5.0	150	75	_	
		10	75	40	_	
		15	50	25	-	
Write Disable		5.0	320	160	_	ns
		10	160	80	_	
		15	120	60	-	
Set Up Time	t <sub>su</sub>					ns
Data to Write Disable		5.0	100	50	_	
		10	50	25	_	
		15	35	20	_	
Hold Time	t <sub>h</sub>	<b>5</b> ^	450	75		ns
Write Disable to Data		5.0	150	75	_	
		10 15	75 50	40 25	_	
Outly Too						
Set Up Time	t <sub>su</sub>	5.0	100	45	_	ns
Address to Write Disable		10 15	80 40	30 10	_	
					_	
Removal Time	t <sub>rem</sub>	5.0	0	- 80	_	ns
Write Disable to Address		10	0	- 40 40	_	
		15	0	- 40	_	

<sup>5.</sup> The formulas given are for the typical characteristics only at 25°C.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

### **FUNCTION DIAGRAM**




### **TRUTH TABLE**


Write Disable	Reset	Addressed Latch	Unaddressed Latches
0	0	Data	Q <sub>n</sub> *
0	1	Data	Reset †
1	0	Q <sub>n</sub> *	Q <sub>n</sub> *
1	1	Reset	Reset


<sup>\*</sup>Q<sub>n</sub> is previous state of latch. †Reset to zero state.

CAUTION: To avoid unintentional data changes in the latches, Write Disable must be active (high) during transitions on the address inputs A0, A1, and A2.

### **SWITCHING WAVEFORMS**







### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
MC14099BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail
MC14099BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel
NLV14099BDWR2G*	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

#### PACKAGE DIMENSIONS

## SOIC-16 WB CASE 751G-03




#### NOTES

- DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  DIMENSIONS D AND E DO NOT INLCUDE
  MOLD PROTRUSION.

- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	10.15	10.45			
Е	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
а	0 °	7 °			

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative