uClamp3304A µClamp™ 4-Line ESD protection Array

PROTECTION PRODUCTS - MicroClamp™

Description

The $\mu Clamp^{TM}$ series of TVS arrays are designed to protect sensitive electronics from damage or latch-up due to ESD. They are designed for use in applications where board space is at a premium. Each device requires less than 2.9mm² of PCB area and will protect up to four lines. They are unidirectional devices and may be used on lines with positive signal polarities.

The μ clampTM3304A is constructed using Semtech's proprietary EPD process technology. The EPD process provides low standoff voltages with significant reductions in leakage currents and capacitance over silicon-avalanche diode processes. They feature a true operating voltage of 3.3 volts for superior protection when compared to traditional pn junction devices.

These devices may be used to meet the immunity requirements of IEC 61000-4-2, level 4. They offer desirable characteristics for board level protection including fast response time, low operating and clamping voltage, and no device degradation. The small SC89 package makes them ideal for use in portable electronics such as cell phones, PDAs, notebook computers, and digital cameras.

Features

- ◆ Transient protection for data lines to IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (5/50ns)
- ◆ Protects four unidirectional I/O lines
- Ultra-small SC-89 package (1.7 x 1.7 x 0.6mm) requires less than 2.9mm² of PCB area
- Working voltage: 3.3V
- Low leakage current
- ◆ Low operating and clamping voltages
- Solid-state silicon-avalanche technology


Mechanical Characteristics

- SC-89 (SOT-666) package
- Molding compound flammability rating: UL 94V-0
- Marking: Marking Code
- ◆ Lead Finish: Matte Tin
- RoHS Compliant
- Weight: 2.9mg (typical)
- Packaging: Tape and Reel


Applications

- Cellular Handsets and Accessories
- Cordless Phones
- Notebooks and Handhelds
- Portable Instrumentation
- Digital Cameras
- Peripherals
- MP3 Players

Dimensions



Schematic & PIN Configuration





Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power (tp = 8/20μs)	P _{pk}	40	Watts
Maximum Peak Pulse Current (tp = 8/20µs)	l _{pp}	5	Amps
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	V _{PP}	+/- 20 +/- 15	kV
Lead Soldering Temperature	T _L	260 (10 sec.)	°C
Operating Temperature	T _J	-55 to +125	°C
Storage Temperature	T _{STG}	-55 to +150	°C


Electrical Characteristics (T=25°C)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
	+ -	Conditions	William	Турісаі		
Reverse Stand-Off Voltage	V_{RWM}				3.3	V
Punch-Through Voltage	V _{PT}	I _{PT} = 2μΑ	3.5			V
Snap-Back Voltage	V _{SB}	I _{SB} = 50mA	2.8			V
Reverse Leakage Current	I _R	V _{RWM} = 3.3V		0.05	0.5	μΑ
Clamping Voltage	V _c	$I_{pp} = 1A$, tp = 8/20 μ s			5.5	V
Clamping Voltage	V _c	$I_{pp} = 5A$, tp = 8/20 μ s			8.0	V
Forward Clamping Voltage	V _F	$I_{pp} = 1A$, tp = 8/20 μ s			2.4	V
Junction Capacitance	C _j	I/O pin to Gnd V _R = OV, f = 1MHz		22	30	pF
		I/O pin to Gnd V _R = 3.3V, f = 1MHz		14		pF




Typical Characteristics


Non-Repetitive Peak Pulse Power vs. Pulse Time




Power Derating Curve




Clamping Voltage vs. Peak Pulse Current




Junction Capacitance vs. Reverse Voltage



Forward Voltage vs Forward Current



ESD Clamping (8kV Contact per IEC 61000-4-2)





Applications Information

Device Connection for Protection of Four Data Lines

These devices are designed to protect up to four unidirectional data lines. The device is connected as follows:

 Unidirectional protection of four I/O lines is achieved by connecting pins 1, 3, 4, and 6 to the data lines. Pins 2 and 5 are connected to ground. The ground connection should be made directly to the ground plane for best results. The path length is kept as short as possible to reduce the effects of parasitic inductance in the board traces.


Due to the "snap-back" characteristics of the low voltage TVS, it is not recommended that any of the I/O lines be directly connected to a DC source greater than snap-back votlage ($V_{\rm SB}$) as the device can latch on as described below.

EPD TVS Characteristics


The SMF3.3 is constructed using Semtech's proprietary EPD technology. The structure of the EPD TVS is vastly different from the traditional pn-junction devices. At voltages below 5V, high leakage current and junction capacitance render conventional avalanche technology impractical for most applications. However, by utilizing the EPD technology, the SMF3.3 can effectively operate at 3.3V while maintaining excellent electrical characteristics.

The EPD TVS employs a complex nppn structure in contrast to the pn structure normally found in traditional silicon-avalanche TVS diodes. Since the EPD TVS devices use a 4-layer structure, they exhibit a slightly different IV characteristic curve when compared to conventional devices. During normal operation, the device represents a high-impedance to the circuit up to the device working voltage (V_{RWM}) . During an ESD event, the device will begin to conduct and will enter a low impedance state when the punch through voltage (V_{DT}) is exceeded. Unlike a conventional device, the low voltage TVS will exhibit a slight negative resistance characteristic as it conducts current. This characteristic aids in lowering the clamping voltage of the device, but must be considered in applications where DC voltages are present.

Circuit Diagram




Protection of Four Unidirectional Lines



When the TVS is conducting current, it will exhibit a slight "snap-back" or negative resistance characteristics due to its structures. This point is defined on the curve by the snap-back voltage ($V_{\rm SB}$) and snap-back current ($I_{\rm SB}$). To return to a non-conducting state, the current through the device must fall below the $I_{\rm SB}$ (approximately <50mA) and the voltage must fall below the $V_{\rm SB}$ (normally 2.8 volts for a 3.3V device). If a 3.3V TVS is connected to 3.3V DC source, it will never fall below the snap-back voltage of 2.8V and will therefore stay in a conducting state.



Typical Applications



Circuit Board Layout Recommendations for Suppression of ESD.

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:

- Place the TVS near the input terminals or connectors to restrict transient coupling.
- Minimize the path length between the TVS and the protected line.
- Minimize all conductive loops including power and ground loops.
- The ESD transient return path to ground should be kept as short as possible.
- Never run critical signals near board edges.
- Use ground planes whenever possible.

Matte Tin Lead Finish

Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.



Applications Information - Spice Model






Table 1 - μClamp3304A Spice Parameters				
Parameter	Unit	D1 (TVS)	D2 (LCRD)	
IS	Amp	1.00E-20	1.00E-20	
BV	Volt	3.47	8	
٧J	Volt	14	0.70	
RS	Ohm	0.737	0.795	
IBV	Amp	1.0E-3	1.0E-3	
C1O	Farad	14.53E-12	6E-12	
TT	sec	2.541E-9	2.541E-9	
М		0.152	0.152	
N		1.1	1.1	
EG	eV	1.11	1.11	



Outline Drawing - SC-89 (SOT-666)



Land Pattern - SC-89 (SOT-666)




DIMENSIONS					
DIM	INCHES	MILLIMETERS			
С	(.057)	(1.45)			
Р	.020	0.50			
G	.024	0.60			
X	.012	0.30			
Υ	.033	0.85			
Z	.090	2.30			

NOTES:

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.



Marking Code



Ordering Information

Part Number	Working Voltage	Device Marking	Qty per Reel	Reel Size	
uClamp3304A.TCT	3.3V	SS	3,000	7 Inch	


Note: Lead finish is lead-free matte tin

MicroClamp, uClamp and μ Clamp are trademarks of Semtech Corporation

Note:

(1) Device is symmetrical so there is no pin 1 identifier

Tape and Reel Specification



Contact Information

Semtech Corporation Protection Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804