SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

- Operate With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operate Up To 1 Mbit/s
- Low Supply Current . . . 300 μA Typ
- External Capacitors . . . 4  $\times$  0.1  $\mu$ F
- Accept 5-V Logic Input With 3.3-V Supply
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Applications
  - Battery-Powered Systems, PDAs, Notebooks, Laptops, Palmtop PCs, and Hand-Held Equipment

| D, DB, DW, OR PW PACKAGE<br>(TOP VIEW) |   |   |    |                 |  |  |  |
|--|---|---|----|-----------------|--|--|--|
| C1+ [                                  | 1 | Ο | 16 | V <sub>CC</sub> |  |  |  |
| V+ [                                   | 2 |   | 15 | GND             |  |  |  |
| C1- [                                  | 3 |   | 14 | DOUT1           |  |  |  |
| C2+ [                                  | 4 |   | 13 | RIN1            |  |  |  |
| C2- [                                  | 5 |   | 12 | ROUT1           |  |  |  |
| V- [                                   | 6 |   | 11 | DIN1            |  |  |  |
| DOUT2 [                                | 7 |   | 10 | DIN2            |  |  |  |
| RIN2 ]                                 | 8 |   | 9  | ROUT2           |  |  |  |

#### description/ordering information

The SN65C3232 and SN75C3232 consist of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm$ 15-kV ESD protection pin to pin (serial-port connection pins, including GND). These devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/µs to 150 V/µs.

| TA            | PACKAGE <sup>†</sup> |              | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING |
|---------------|----------------------|--------------|--------------------------|---------------------|
|               | 0010 D               | Tube of 40   | SN65C3232D               | 0500000             |
|               | SOIC – D             | Reel of 2500 | SN65C3232DR              | 65C3232             |
|               |                      | Tube of 40   | SN65C3232DW              | 0500000             |
| –40°C to 85°C | SOIC – DW            | Reel of 2000 | SN65C3232DWR             | 65C3232             |
|               | SSOP – DB            | Reel of 2000 | SN65C3232DBR             | 65C3232             |
|               | TSSOP – PW           | Tube of 90   | SN65C3232PW              | 000000              |
|               |                      | Reel of 2000 | SN65C3232PWR             | CB3232              |
|               |                      | Tube of 40   | SN75C3232D               | 7500000             |
|               | SOIC – D             | Reel of 2500 | SN75C3232DR              | 75C3232             |
|               |                      | Tube of 40   | SN75C3232DW              | 7500000             |
| 0°C to 70°C   | SOIC – DW            | Reel of 2000 | SN75C3232DWR             | 75C3232             |
|               | SSOP – DB            | Reel of 2000 | SN75C3232DBR             | 75C3232             |
|               | TSSOP – PW           | Tube of 90   | SN75C3232PW              | 040000              |
|               | 13309 - 900          | Reel of 2000 | SN75C3232PWR             | CA3232              |

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

#### SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

#### **Function Tables**

#### EACH DRIVER

| INPUT<br>DIN            | OUTPUT<br>DOUT |  |  |  |
|-------------------------|----------------|--|--|--|
| L                       | Н              |  |  |  |
| н                       | L              |  |  |  |
| H = high level, L = low |                |  |  |  |


level

#### EACH RECEIVER

| INPUT<br>RIN | OUTPUT<br>ROUT |
|--------------|----------------|
| L            | Н              |
| н            | L              |
| Open         | Н              |

H = high level, L = low level, Open = input disconnected or connected driver off

### logic diagram (positive logic)





SLLS540B – JULY 2002 – REVISED NOVEMBER 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

| Supply voltage range $M_{\rm eff}$ (eee Note 1)              |                                   |
|--|-----------------------------------|
|  | -0.3 V to 6 V                     |
| Positive output supply voltage range, V+ (see Note 1)        | -0.3 V to 7 V                     |
| Negative output supply voltage range, V- (see Note 1         | ) 0.3 V to –7 V                   |
|  | ΄ 13 V                            |
| Input voltage range, V <sub>I</sub> : Drivers                |                                   |
|  |                                   |
| Output voltage range, V <sub>O</sub> : Drivers               | –13.2 V to 13.2 V                 |
| Receivers  | –0.3 V to V <sub>CC</sub> + 0.3 V |
| Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3) | ): D package                      |
|  | DB package 46°C/W                 |
|  | DW package 57°C/W                 |
|  | PW package 108°C/W                |
| Operating virtual junction temperature, T <sub>1</sub>       | 150°C                             |
|  | –65°C to 150°C                    |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4 and Figure 4)

|                |                                   |     |                         | MIN | NOM | MAX | UNIT |
|----------------|-----------------------------------|-----|-------------------------|-----|-----|-----|------|
|                | Supply voltage                    |     | V <sub>CC</sub> = 3.3 V | 3   | 3.3 | 3.6 |      |
|                |                                   |     | $V_{CC} = 5 V$          | 4.5 | 5   | 5.5 | V    |
|                | Deitsen high Jassel immed soldene | V(  |                         | 2   |     |     | V    |
| VIH            | Driver high-level input voltage   | DIN | $V_{CC} = 5 V$          | 2.4 |     |     | V    |
| VIL            | Driver low-level input voltage    |     | DIN                     |     |     | 0.8 | V    |
| N.             | Driver input voltage              |     | DIN                     | 0   |     | 5.5 | V    |
| ٧I             | VI Receiver input voltage         |     |                         | -25 |     | 25  | V    |
| т.             |                                   |     | SN65C3232               | -40 |     | 85  | °C   |
| Τ <sub>Α</sub> | Operating free-air temperature    |     | SN75C3232               | 0   |     | 70  | -0   |

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

| PARAMETER TEST CONDITIONS |                | CONDITIONS | MIN                     | TYP‡ | MAX | UNIT |    |
|---------------------------|----------------|------------|-------------------------|------|-----|------|----|
| ICC                       | Supply current | No load,   | $V_{CC}$ = 3.3 V or 5 V |      | 0.3 | 1    | mA |

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



SLLS540B - JULY 2002 - REVISED NOVEMBER 2004

#### DRIVER SECTION

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

| PARAMETER       |                              | TEST CONDITIONS   |                   |     | түр†  | MAX | UNIT |
|-----------------|------------------------------|---|-------------------|-----|-------|-----|------|
| VOH             | High-level output voltage    | DOUT at $R_L = 3 k\Omega$ to GND,                       | DIN = GND         | 5   | 5.4   |     | V    |
| VOL             | Low-level output voltage     | DOUT at $R_L = 3 k\Omega$ to GND, DIN = V <sub>CC</sub> |                   | -5  | -5.4  |     | V    |
| Iн              | High-level input current     | $V_{I} = V_{CC}$  |                   |     | ±0.01 | ±1  | μA   |
| ١ <sub>IL</sub> | Low-level input current      | V <sub>I</sub> at GND                                   |                   |     | ±0.01 | ±1  | μA   |
| L t             |                              | V <sub>CC</sub> = 3.6 V,                                | $V_{O} = 0 V$     |     | ±35   | ±60 |      |
| los‡            | Short-circuit output current | V <sub>CC</sub> = 5.5 V,                                | $V_{O} = 0 V$     |     | ±35   | ±90 | mA   |
| r <sub>O</sub>  | Output resistance            | $V_{CC}$ , V+, and V– = 0 V,                            | $V_{O} = \pm 2 V$ | 300 | 10M   |     | Ω    |

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

\* Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

| I                  | PARAMETER   | 1   | TEST CONDITIONS                            |                           | MIN  | TYP† | MAX | UNIT   |
|--------------------|---|---|--|---------------------------|------|------|-----|--------|
|                    |   |   | C <sub>L</sub> = 1000 pF                   |                           | 250  |      |     |        |
|                    | Maximum data rate<br>(see Figure 1)               | $R_L = 3 k\Omega$ ,<br>One DOUT switching                 | C <sub>L</sub> = 250 pF,                   | $V_{CC}$ = 3 V to 4.5 V   | 1000 |      |     | kbit/s |
|                    |   | one beer switching  | C <sub>L</sub> = 1000 pF,                  | $V_{CC}$ = 4.5 V to 5.5 V | 1000 |      |     |        |
| <sup>t</sup> sk(p) | Pulse skew§                                       | C <sub>L</sub> = 150 pF to 2500<br>pF                     | $R_L = 3 k\Omega$ to 7 kΩ,<br>See Figure 2 |                           |      | 300  |     | ns     |
| SR(tr)             | Slew rate,<br>transition region<br>(see Figure 1) | R <sub>L</sub> = 3 kΩ to 7 kΩ,<br>V <sub>CC</sub> = 3.3 V | C <sub>L</sub> = 150 pF to 1000            | pF                        | 18   |      | 150 | V/µs   |

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

 $Pulse skew is defined as <math display="inline">|t_{PLH} - t_{PHL}|$  of each channel of the same device.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.



SLLS540B – JULY 2002 – REVISED NOVEMBER 2004

#### **RECEIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 4)

|                  | PARAMETER   | TEST CONDITIONS                        | MIN                     | TYP†                    | MAX | UNIT |
|------------------|---|--|-------------------------|-------------------------|-----|------|
| Vон              | High-level output voltage                               | I <sub>OH</sub> = -1 mA                | V <sub>CC</sub> – 0.6 V | V <sub>CC</sub> – 0.1 V |     | V    |
| VOL              | Low-level output voltage                                | I <sub>OL</sub> = 1.6 mA               |                         |                         | 0.4 | V    |
|                  |   | V <sub>CC</sub> = 3.3 V                |                         | 1.5                     | 2.4 | V    |
| VIT+             | Positive-going input threshold voltage                  | $V_{CC} = 5 V$                         |                         | 1.8                     | 2.4 | V    |
|                  | No wether proton from the set of solid code and         | V <sub>CC</sub> = 3.3 V                | 0.6                     | 1.2                     |     |      |
| VIT-             | Negative-going input threshold voltage                  | $V_{CC} = 5 V$                         | 0.8                     | 1.5                     |     | V    |
| V <sub>hys</sub> | Input hysteresis (V <sub>IT+</sub> – V <sub>IT–</sub> ) |  |                         | 0.3                     |     | V    |
| r <sub>i</sub>   | Input resistance  | $V_{I} = \pm 3 V \text{ to } \pm 25 V$ | 3                       | 5                       | 7   | kΩ   |

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 4 and Figure 3)


| PARAMETER          |   | TEST CONDITIONS         | ΜΙΝ ΤΥΡ <sup>†</sup> ΜΑΧ | UNIT |
|--------------------|---|-------------------------|--------------------------|------|
| <sup>t</sup> PLH   | Propagation delay time, low- to high-level output | 0. 450 - 5              | 300                      | ns   |
| <sup>t</sup> PHL   | Propagation delay time, high- to low-level output | C <sub>L</sub> = 150 pF | 300                      | ns   |
| t <sub>sk(p)</sub> | Pulse skew <sup>‡</sup>                           |                         | 300                      | ns   |

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

<sup>‡</sup>Pulse skew is defined as |tpLH - tpHL| of each channel of the same device.

NOTE 4: Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.


B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

#### Figure 1. Driver Slew Rate



SLLS540B – JULY 2002 – REVISED NOVEMBER 2004






NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

#### Figure 2. Driver Pulse Skew




NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

#### Figure 3. Receiver Propagation Delay Times



SLLS540B - JULY 2002 - REVISED NOVEMBER 2004



**APPLICATION INFORMATION** 

 $^{\dagger}\,\text{C3}$  can be connected to V\_CC or GND.

|    | V <sub>CC</sub> vs CAPACITOR VALUES |                              |                              |  |  |  |  |
|----|-------------------------------------|------------------------------|------------------------------|--|--|--|--|
| Vo | V <sub>CC</sub> C1 C2, C3,          |                              |                              |  |  |  |  |
|    | ± 0.3 V<br>0.5 V<br>5.5 V           | 0.1 μF<br>0.047 μF<br>0.1 μF | 0.1 μF<br>0.33 μF<br>0.47 μF |  |  |  |  |

Figure 4. Typical Operating Circuit and Capacitor Values





24-Aug-2018

### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | -       | Pins | -    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| SN65C3232D       | ACTIVE | SOIC         | D       | 16   | 40   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | 65C3232        | Samples |
| SN65C3232DBR     | ACTIVE | SSOP         | DB      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | 65C3232        | Samples |
| SN65C3232DR      | ACTIVE | SOIC         | D       | 16   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | 65C3232        | Samples |
| SN65C3232DW      | ACTIVE | SOIC         | DW      | 16   | 40   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | 65C3232        | Samples |
| SN65C3232DWR     | ACTIVE | SOIC         | DW      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | 65C3232        | Samples |
| SN65C3232PW      | ACTIVE | TSSOP        | PW      | 16   | 90   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | CB3232         | Samples |
| SN65C3232PWR     | ACTIVE | TSSOP        | PW      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | CB3232         | Samples |
| SN75C3232D       | ACTIVE | SOIC         | D       | 16   | 40   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C3232        | Samples |
| SN75C3232DBR     | ACTIVE | SSOP         | DB      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | CA3232         | Samples |
| SN75C3232DR      | ACTIVE | SOIC         | D       | 16   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C3232        | Samples |
| SN75C3232DRE4    | ACTIVE | SOIC         | D       | 16   | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C3232        | Samples |
| SN75C3232DW      | ACTIVE | SOIC         | DW      | 16   | 40   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C3232        | Samples |
| SN75C3232DWR     | ACTIVE | SOIC         | DW      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | 75C3232        | Samples |
| SN75C3232PW      | ACTIVE | TSSOP        | PW      | 16   | 90   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | CA3232         | Samples |
| SN75C3232PWR     | ACTIVE | TSSOP        | PW      | 16   | 2000 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | 0 to 70      | CA3232         | Samples |

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



www.ti.com

24-Aug-2018

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN65C3232DR                 | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| SN65C3232DWR                | SOIC            | DW                 | 16 | 2000 | 330.0                    | 16.4                     | 10.75      | 10.7       | 2.7        | 12.0       | 16.0      | Q1               |
| SN65C3232PWR                | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| SN75C3232DR                 | SOIC            | D                  | 16 | 2500 | 330.0                    | 16.4                     | 6.5        | 10.3       | 2.1        | 8.0        | 16.0      | Q1               |
| SN75C3232DWR                | SOIC            | DW                 | 16 | 2000 | 330.0                    | 16.4                     | 10.75      | 10.7       | 2.7        | 12.0       | 16.0      | Q1               |
| SN75C3232PWR                | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Feb-2019



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65C3232DR  | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |
| SN65C3232DWR | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| SN65C3232PWR | TSSOP        | PW              | 16   | 2000 | 367.0       | 367.0      | 35.0        |
| SN75C3232DR  | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |
| SN75C3232DWR | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| SN75C3232PWR | TSSOP        | PW              | 16   | 2000 | 367.0       | 367.0      | 35.0        |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **DW 16**

# **GENERIC PACKAGE VIEW**

### SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DW0016A**



# **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



# DW0016A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0016A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated