## FEATURES

- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Output Ports Have Equivalent $22-\Omega$ Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V Vcc)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $I_{\text {off }}$ and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed $V_{c c}$ and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)



## DESCRIPTION/ORDERING INFORMATION

ORDERING INFORMATION

| TA | PACKA |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | FBGA - GRD | Reel of 1000 | 74LVTH162374GRDR | LL2374 |
|  | FBGA - ZRD (Pb-free) |  | 74LVTH162374ZRDR |  |
|  | SSOP - DL | Tube of 25 | SN74LVTH162374DL | LVTH162374 |
|  |  |  | SN74LVTH162374DLG4 |  |
|  |  | Reel of 1000 | 74LVTH16374DLRG4 |  |
|  |  |  | SN74LVTH16374DLR |  |
|  | TSSOP - DGG | Reel of 2000 | SN74LVTH162374DGGR | LVTH162374 |
|  |  |  | 74LVTH162374DGGRG4 |  |
|  | VFBGA - GQL | Reel of 1000 | SN74LVTH162374GQLR | LL2374 |
|  | VFBGA - ZQL (Pb-free) |  | 74LVTH162374ZQLR |  |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CFP - WD | Tube | SNJ54LVTH162374WD | SNJ54LVTH162374WD |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[^0]Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCBS262M-JULY 1993-REVISED NOVEMBER 2006

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The 'LVTH162374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage ( $3.3-\mathrm{V}$ ) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8 -bit flip-flops or one 16 -bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA , include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When $\mathrm{V}_{\mathrm{Cc}}$ is between 0 and 1.5 V , the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V , $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using $\mathrm{I}_{\text {off }}$ and power-up 3 -state. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3 -state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

# SN54LVTH162374, SN74LVTH162374 

GQL OR ZQL PACKAGE
(TOP VIEW)
123456
$A$ ()()()()()()
() () () () () ()
()()()()() ()
()()()()()()
$\begin{array}{ll}()() & ()() \\ ()() & ()()\end{array}$
()()()()()()
() () () () ( ) ( )
() () () () () (

TERMINAL ASSIGNMENTS ${ }^{(1)}$
(56-Ball GQL/ZQL Package)

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $1 \overline{O E}$ | NC | NC | NC | NC | 1CLK |
| B | 1Q2 | 1Q1 | GND | GND | 1D1 | 1D2 |
| C | 1Q4 | 1Q3 | $V_{\text {CC }}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 |  |  | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 |  |  | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| H | 2Q5 | 2Q6 | $V_{C C}$ | $\mathrm{V}_{\mathrm{CC}}$ | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | 20E | NC | NC | NC | NC | 2CLK |

(1) NC - No internal connection

TERMINAL ASSIGNMENTS ${ }^{(1)}$
(54-Ball GRD/ZRD Package)

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1Q1 | NC | $1 \overline{\mathrm{OE}}$ | 1CLK | NC | 1D1 |
| B | 1Q3 | 1Q2 | NC | NC | 1D2 | 1D3 |
| C | 1Q5 | 1Q4 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1D4 | 1D5 |
| D | 1Q7 | 1Q6 | GND | GND | 1D6 | 1D7 |
| E | 2Q1 | 1Q8 | GND | GND | 1D8 | 2D1 |
| F | 2Q3 | 2Q2 | GND | GND | 2D2 | 2D3 |
| G | 2Q5 | 2Q4 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 2D4 | 2D5 |
| H | 2Q7 | 2Q6 | NC | NC | 2D6 | 2D7 |
| J | 2Q8 | NC | $2 \overline{\mathrm{OE}}$ | 2CLK | NC | 2D8 |

(1) NC - No internal connection

FUNCTION TABLE
(EACH FLIP-FLOP)

| INPUTS |  |  | $\underset{Q}{\text { OUTPUT }}$ |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CLK | D |  |
| L | $\uparrow$ | H | H |
| L | $\uparrow$ | L | L |
| L | H or L | x | $\mathrm{Q}_{0}$ |
| H | x | x | z | WITH 3-STATE OUTPUTS

SCBS262M-JULY 1993-REVISED NOVEMBER 2006

## LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DL, and WD packages.

## Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.5 | 4.6 | V |
| $\mathrm{V}_{1}$ | Input voltage range ${ }^{(2)}$ |  | -0.5 | 7 | V |
| $\mathrm{V}_{0}$ | Voltage range applied to any out | ce or power-off state ${ }^{(2)}$ | -0.5 | 7 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Voltage range applied to any out |  | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{l}_{0}$ | Current into any output in the low |  |  | 30 | mA |
| 10 | Current into any output in the h |  |  | 30 | mA |
| $\mathrm{I}_{\text {K }}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| $\mathrm{l}_{\mathrm{OK}}$ | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
|  |  | DGG package |  | 70 |  |
|  | Package thermal impedance ${ }^{(4)}$ | DL package |  | 63 |  |
| $\mathrm{JJA}^{\text {a }}$ | Package thermal impedance | GQL/ZQL package |  | 42 | O/W |
|  |  | GRD/ZRD package |  | 36 |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(3) This current flows only when the output is in the high state and $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## Recommended Operating Conditions ${ }^{(1)}$

|  |  |  | SN54LVTH162374 |  | SN74LVTH162374 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.7 | 3.6 | 2.7 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  |  | 5.5 |  | 5.5 | V |
| $\mathrm{l}_{\mathrm{OH}}$ | High-level output current |  |  | -12 |  | -12 | mA |
| IOL | Low-level output current |  |  | 12 |  | 12 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled |  | 10 |  | 10 | ns/V |
| $\Delta t / \Delta V_{\text {CC }}$ | Power-up ramp rate |  | 200 |  | 200 |  | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

(1) All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
(3) On products compliant to MIL-PRF-38535, this parameter is not production tested.
(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than $\mathrm{V}_{C C}$ or GND.

## Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)
 WITH 3-STATE OUTPUTS

## Switching Characteristics

over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVTH162374 |  |  |  | SN74LVTH162374 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | TYP(1) | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 160 |  | 160 |  | 160 |  |  | 160 |  | MHz |
| $\mathrm{t}_{\text {PLH }}$ | CLK | Q | 1.4 | 6.6 |  | 7.4 | 2 | 3.4 | 5.3 |  | 6.2 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  | 1.4 | 5.8 |  | 6 | 2.2 | 3.3 | 4.9 |  | 5.1 |  |
| $\mathrm{t}_{\text {PzH }}$ | OE | Q | 1 | 6.6 |  | 7.4 | 1.8 | 3.5 | 5.6 |  | 6.9 | ns |
| $\mathrm{t}_{\text {PzL }}$ |  |  | 1.4 | 6 |  | 6.8 | 1.8 | 3.5 | 4.9 |  | 6 |  |
| $\mathrm{t}_{\text {PHZ }}$ | OE | Q | 1 | 6.6 |  | 7.4 | 2.4 | 4.2 | 5.4 |  | 5.7 | ns |
| $\mathrm{t}_{\text {PLZ }}$ |  |  | 1.4 | 6 |  | 6 | 2 | 3.8 | 5 |  | 5.1 |  |
| $\mathrm{t}_{\text {sk(LH) }}$ |  |  |  |  |  |  |  |  | 0.5 |  |  | ns |
| $\mathrm{t}_{\text {sk(HL) }}$ |  |  |  |  |  |  |  |  | 0.5 |  |  |  |

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9854201VXA | ACTIVE | CFP | WD | 48 | 1 | TBD | Call TI | N/ A for Pkg Type | -55 to 125 | $\begin{aligned} & \hline \text { 5962-9854201VX } \\ & \text { A } \\ & \text { SNV54LVTH16237 } \\ & \text { 4WD } \\ & \hline \end{aligned}$ | Samples |
| 74LVTH162374ZQLR | LIFEBUY | BGA MICROSTAR JUNIOR | ZQL | 56 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | LL2374 |  |
| 74LVTH162374ZRDR | LIFEBUY | BGA MICROSTAR JUNIOR | ZRD | 54 | 1000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | LL2374 |  |
| SN74LVTH162374DGGR | ACtive | TSSOP | DGG | 48 | 2000 | $\begin{gathered} \text { Green (RoHS } \\ \& \text { no Sb/Br) } \\ \hline \end{gathered}$ | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH162374 | Samples |
| SN74LVTH162374DL | ACTIVE | SSOP | DL | 48 | 25 | $\begin{gathered} \text { Green (RoHS } \\ \& \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH162374 | Samples |
| SN74LVTH162374DLR | ACtive | SSOP | DL | 48 | 1000 | $\begin{aligned} & \text { Green (RoHS } \\ & \& \text { no } \mathrm{Sb} / \mathrm{Br}) \end{aligned}$ | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVTH162374 | Samples |
| SNJ54LVTH162374WD | LIFEBUY | CFP | WD | 48 |  | TBD | Call TI | Call TI | -55 to 125 | 5962-9854201QX <br> A <br> SNJ54LVTH16237 <br> 4WD |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annul basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH162374, SN54LVTH162374-SP, SN74LVTH162374 :

- Catalog: SN74LVTH162374, SN54LVTH162374
- Military: SN54LVTH162374
- Space: SN54LVTH162374-SP

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


## TAPE AND REEL INFORMATION



| *All dimensions are nominal |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| 74LVTH162374ZQLR | BGA MI <br> CROSTA <br> R JUNI <br> OR | ZQL | 56 | 1000 | 330.0 | 16.4 | 4.8 | 7.3 | 1.5 | 8.0 | 16.0 | Q1 |
| 74LVTH162374ZRDR | BGA MI <br> CROSTA <br> R JUNI <br> OR | ZRD | 54 | 1000 | 330.0 | 16.4 | 5.8 | 8.3 | 1.55 | 8.0 | 16.0 | Q1 |
| SN74LVTH162374DGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74LVTH162374DLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 74LVTH162374ZQLR | BGA MICROSTAR <br> JUNIOR | ZQL | 56 | 1000 | 350.0 | 350.0 | 43.0 |
| 74LVTH162374ZRDR | BGA MICROSTAR <br> JUNIOR | ZRD | 54 | 1000 | 350.0 | 350.0 | 43.0 |
| SN74LVTH162374DGGR | TSSOP | DGG | 48 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LVTH162374DLR | SSOP | DL | 48 | 1000 | 367.0 | 367.0 | 55.0 |

DL (R-PDSO-G48)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. No metal in this area, indicates orientation.


NOTES: (continued)
4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:15X

NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only
E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

C Falls within JEDEC MO-205 variation DD.
D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead ( SnPb ).

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.


[^0]:    Widebus is a trademark of Texas Instruments.

