

SBVS154-MARCH 2012

# Ultralow-Noise, High-PSRR, Fast, RF, 1-A LOW-DROPOUT LINEAR REGULATORS

Check for Samples: TPS796xx-Q1

# FEATURES


- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3A
- 1-A Low-Dropout Regulator With Enable
- Available in Fixed and Adjustable (1.2 V to 5.5 V) Versions
- High PSRR (53 dB at 10 kHz)
- Ultralow-Noise (40 μV<sub>RMS</sub>, TPS79630-Q1)
- Fast Start-Up Time (50 μs)
- Stable With a 1-µF Ceramic Capacitor
- Excellent Load/Line Transient Response
- Very Low Dropout Voltage (250 mV at Full Load, TPS79630-Q1)
- SOT223-6 Package

# APPLICATIONS

- RF: VCOs, Receivers, ADCs
- Audio

### • Bluetooth<sup>™</sup>, Wireless LAN DESCRIPTION

The TPS796xx-Q1 family of low-dropout (LDO), lowpower, linear voltage regulators features high powersupply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in a small-outline SOT223-6 package. Each device in the family is stable with a small 1-µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 250 mV at 1 A). Each device achieves fast start-up times (approximately 50 µs with a 0.001-µF bypass capacitor) while consuming very low quiescent current (265 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 µA. The TPS79630-Q1 exhibits approximately 40 µV<sub>RMS</sub> of output voltage noise at 3-V output, with a 0.1-µF bypass capacitor. Applications with analog components that are noisesensitive, such as portable RF electronics, benefit from the high-PSRR, low-noise features and the fast response time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Bluetooth is a trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.



# TPS796xx-Q1



#### SBVS154-MARCH 2012

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	SPECIFIED TEMPERATURE RANGE, T <sub>A</sub>	PACKAGE TYPE, PACKAGE DESIGNATOR <sup>(2)</sup>	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY						
TPS79633-Q1	-40°C to +125°C	SOT223-6, DCQ	79633Q	TPS79633QDCQRQ1	Reel, 2500						
TPS79630-Q1	-40°C to 125°C	SOT223-6, DCQ	PREVIEW	TPS79630QDCQRQ1	Reel, 2500						
TPS79625-Q1	-40°C to 125°C	SOT223-6, DCQ	PREVIEW	TPS79625QDCQRQ1	Reel, 2500						
TPS79628-Q1	-40°C to 125°C	SOT223-6, DCQ	PREVIEW	TPS79628QDCQRQ1	Reel, 2500						

#### ORDERING INFORMATION<sup>(1)</sup>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating temperature range (unless otherwise noted).

		UNIT				
V <sub>IN</sub> range		–0.3 V to 6 V				
V <sub>EN</sub> range		–0.3 V to V <sub>IN</sub> + 0.3 V				
V <sub>OUT</sub> range		6 V				
Peak output current	Peak output current					
Continuous total power dissipation	ntinuous total power dissipation See Thermal Inf table					
ESD rotingo	Human Body Model (HBM) AEC-Q100 Classification Level H2	2 kV				
ESD ratings	Charged Device Model (CDM) AEC-Q100 Classification Level C3A	500 V				

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SBVS154-MARCH 2012

## **RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range (unless otherwise noted).

	MIN	NOM	MAX	UNIT
Ambient temperature, T <sub>A</sub>	-40°		125	°C

#### **THERMAL INFORMATION**

		TPS796xx-Q1	
	THERMAL METRIC <sup>(1)(2)</sup>	DCQ	UNIT
		6 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	70.4	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	70	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	N/A	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	6.8	°C/W°
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	30.1	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	6.3	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



#### SBVS154-MARCH 2012

## **ELECTRICAL CHARACTERISTICS**

Over recommended operating temperature range ( $T_A = -40^{\circ}$ C to 125°C),  $V_{EN} = V_{IN,}$ ,  $V_{IN} = V_{OUT(nom)} + 1 V^{(1)}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{OUT} = 10 \mu$ F, and  $C_{NR} = 0.01 \mu$ F, unless otherwise noted. Typical values are at +25°C.

PARAMETER			TEST CON	MIN	TYP	MAX	UNIT	
V <sub>IN</sub> Input voltage <sup>(1)</sup>			2.7		5.5	V		
I <sub>OUT</sub> Continuous output current				0		1	А	
Output voltage	Accuracy	Fixed V <sub>OUT</sub> < 5 V	$0 \ \mu A \le I_{OUT} \le 1 \ A, \ V_{OUT} + 1$	$V \leq V_{\rm IN} \leq 5.5 \ V^{(1)}$	-2.0		+2.0	%
Output volta (ΔV <sub>OUT</sub> %/V <sub>I</sub>	age line regula N) <sup>(1)</sup>	ition	$V_{OUT} + 1 V \le V_{IN} \le 5.5 V$			0.05	0.12	%/V
Load regula	ition (ΔV <sub>OUT</sub> %	/ΔI <sub>OUT</sub> )	0 µA ≤ I <sub>OUT</sub> ≤ 1 A			5		mV
Dropout vol	tage <sup>(2)</sup>	TPS79628-Q1	I <sub>OUT</sub> = 1 A			270	365	mV
$(V_{IN} = V_{OUT})$		TPS79630-Q1	I <sub>OUT</sub> = 1 A			250	345	mV
V)		TPS79633-Q1	I <sub>OUT</sub> = 1 A			220	325	mV
Output curre	ent limit		V <sub>OUT</sub> = 0 V		2.4		4.2	А
Ground pin	current		$0 \ \mu A \le I_{OUT} \le 1 \ A$		265	385	μA	
Shutdown current <sup>(3)</sup>			$V_{EN} = 0 V, 2.7 V \le V_{IN} \le 5.5$		0.07	1	μA	
FB pin current		V <sub>FB</sub> = 1.225 V				1	μA	
		f = 100 Hz, $I_{OUT}$ = 10 mA			59		dB	
Power-supp	ly ripple	TPS79630-Q1	f = 100 Hz, I <sub>OUT</sub> = 1 A		54		dB	
rejection			f = 10 Hz, I <sub>OUT</sub> = 1 A		53		dB	
			f = 100 Hz, I <sub>OUT</sub> = 1 A		42		dB	
				$C_{NR} = 0.001 \ \mu F$		54		$\mu V_{RMS}$
	e voltage (TP	S70620 01)	BW = 100 Hz to 100 kHz,	$C_{NR} = 0.0047 \ \mu F$		46		$\mu V_{RMS}$
Output nois	e voltage (11	579030-Q1)	I <sub>OUT</sub> = 1 A	$C_{NR} = 0.01 \ \mu F$		41		$\mu V_{RMS}$
				$C_{NR} = 0.1 \ \mu F$		40		$\mu V_{RMS}$
				$C_{NR} = 0.001 \ \mu F$		50		μs
Time, start-u	up (TPS79630	)-Q1)	$R_L = 3 \Omega$ , $C_{OUT} = 1 \mu F$	$C_{NR} = 0.0047 \ \mu F$		75		μs
				$C_{NR} = 0.01 \ \mu F$		110		μs
EN pin current		$V_{EN} = 0 V$		-1		1	μA	
UVLO thres	hold		V <sub>CC</sub> rising		2.25		2.65	V
UVLO hyste	eresis					100		mV
High-level e	nable input vo	oltage	$2.7~\textrm{V} \leq \textrm{V}_\textrm{IN} \leq 5.5~\textrm{V}$		1.7		V <sub>IN</sub>	V
Low-level er	nable input vo	Itage	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V		0		0.7	V


 $\begin{array}{l} \mbox{Minimum } V_{IN} = V_{OUT} + V_{DO} \mbox{ or } 2.7 \ \mbox{V}, \mbox{ whichever is greater. TPS79650-Q1 is tested at } V_{IN} = 5.5 \ \mbox{V}_{DO} \ \mbox{is not measured for TPS79625-Q1 because minimum } V_{IN} = 2.7 \ \mbox{V}. \\ \mbox{For adjustable version, this applies only after } V_{IN} \ \mbox{is applied; then } V_{EN} \ \mbox{transitions high to low.} \end{array}$ (1)

(2) (3)



SBVS154-MARCH 2012

#### www.ti.com




#### **Table 1. Terminal Functions**

TERI	MINAL	
NAME	SOT223 (DCQ)	DESCRIPTION
NR 5 Connecting an external capacitor to this pin bypasses noise generated improves power-supply rejection and reduces output noise.		Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This improves power-supply rejection and reduces output noise.
FB	5	This terminal is the feedback input voltage for the adjustable device.
EN	1	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
GND	3, Tab	Regulator ground
IN	2	Unregulated input to the device.
OUT	4	Output of the regulator.

Texas INSTRUMENTS


www.ti.com





SBVS154-MARCH 2012

#### **TYPICAL CHARACTERISTICS (continued)**




SBVS154-MARCH 2012


TEXAS INSTRUMENTS


TPS79630-Q1

www.ti.com


### **TYPICAL CHARACTERISTICS (continued)**













SBVS154-MARCH 2012

## **APPLICATION INFORMATION**

The TPS796xx-Q1 family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265  $\mu$ A typically), and enable input to reduce supply currents to less than 1  $\mu$ A when the regulator is turned off.

A typical application circuit is shown in Figure 21.




Figure 21. Typical Application Circuit

### **External Capacitor Requirements**

Although not required, it is good analog design practice to place a 0.1-µF to 2.2-µF capacitor near the input of the regulator to counteract reactive input sources. A 2.2-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS796xx-Q1, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

As with most LDO regulators, the TPS796xx-Q1 requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is 1  $\mu$ F. Any 1- $\mu$ F or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS796xx-Q1 has an NR pin that is connected to the voltage reference through a 250-k $\Omega$  internal resistor. The 250-k $\Omega$  internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than 0.1  $\mu$ F in order to ensure that it is fully charged during the quickstart time provided by the internal switch shown in the Functional Block Diagram.

For example, the TPS79630-Q1 exhibits 40  $\mu V_{RMS}$  of output voltage noise using a 0.1- $\mu$ F ceramic bypass capacitor and a 10- $\mu$ F ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases because of the RC time constant at the bypass pin that is created by the internal 250-k $\Omega$  resistor and external capacitor.

### Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

### **Regulator Mounting**

The tab of the SOT223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to the printed circuit board (PCB) copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in an application bulletin *Solder Pad Recommendations for Surface-Mount Devices*, literature number AB-132, available for download from the TI web site (www.ti.com).

Copyright © 2012, Texas Instruments Incorporated



#### SBVS154-MARCH 2012

#### **Regulator Protection**

The TPS796xx-Q1 PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS796xx-Q1 features internal current limiting and thermal protection. During normal operation, the TPS796xx-Q1 limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately +165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately +140°C, regulator operation resumes.



Copyright © 2012, Texas Instruments Incorporated

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 1:

THERMAL INFORMATION

$$\mathsf{P}_{\mathsf{d}} = \left(\mathsf{V}_{\mathsf{in}} - \mathsf{V}_{\mathsf{out}}\right) \times \mathsf{I}_{\mathsf{out}}$$

POWER DISSIPATION

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 2:

$$\mathsf{R}_{_{\theta JA}} = \frac{(+125^{o}C - \mathsf{T}_{_A})}{\mathsf{P}_{_D}}$$

Knowing the maximum  $R_{\theta JA}$ , the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 22.


Note:  $\theta_{JA}$  value at board size of 9 in<sup>2</sup> (that is, 3 in × 3 in) is a JEDEC standard.

Figure 22.  $\theta_{JA}$  vs Board Size

Figure 22 shows the variation of  $\theta_{JA}$  as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

**NOTE:** When the device is mounted on an application PCB, it is strongly recommended to use  $\Psi_{JT}$  and  $\Psi_{JB}$ , as explained in the *Estimating Junction Temperature* section.

www.ti.com



(1)

(2)

11

# ESTIMATING JUNCTION TEMPERATURE

35

Using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 3). For backwards compatibility, an older  $\theta_{JC}$ , *Top* parameter is listed as well.

$$\Psi_{\mathsf{JT}}: \ \mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{T}} + \Psi_{\mathsf{JT}} \bullet \mathsf{P}_{\mathsf{D}}$$

$$\Psi_{\mathsf{JB}}: \quad \mathsf{T}_{\mathsf{J}} = \mathsf{T}_{\mathsf{B}} + \Psi_{\mathsf{JB}} \bullet \mathsf{P}_{\mathsf{D}}$$

Where  $P_D$  is the power dissipation shown by Equation 2,  $T_T$  is the temperature at the center-top of the IC package, and  $T_B$  is the PCB temperature measured 1 mm away from the IC package *on the PCB surface* (as Figure 24 shows).

**NOTE:** Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note SBVA025, Using New Thermal Metrics, available for download at www.ti.com.

By looking at Figure 23, the new thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) have very little dependency on board size. That is, using  $\Psi_{JT}$  or  $\Psi_{JB}$  with Equation 3 is a good way to estimate  $T_J$  by simply measuring  $T_T$  or  $T_B$ , regardless of the application board size.


Figure 23.  $\Psi_{JT}$  and  $\Psi_{JB}$  vs Board Size

For a more detailed discussion of why TI does not recommend using  $\theta_{JC(top)}$  to determine thermal characteristics, refer to application report SBVA025, *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report SPRA953, *IC Package Thermal Metrics*, also available on the TI website.



www.ti.com

(3)




# TPS796xx-Q1



www.ti.com

#### SBVS154 - MARCH 2012



(a) Example DRB (SON) Package Measurement

(b) Example DCQ (SOT-223) Package Measurement

(1)  $T_T$  is measured at the center of both the X- and Y-dimensional axes.

(2)  $T_B$  is measured **below** the package lead on the PCB surface.

Figure 24. Measuring Points for  $T_T$  and  $T_B$ 



6-Feb-2020

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS79633QDCQRQ1	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	79633Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions	are nominal	

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79633QDCQRQ1	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

13-Sep-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79633QDCQRQ1	SOT-223	DCQ	6	2500	346.0	346.0	29.0


DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- Β. This drawing is subject to change without notice. Controlling dimension in inches.
- C.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- 🖄 Lead width dimension does not include dambar protrusion.
- plated leads.
- Interlead flash allow 0.008 inch max. G.
- H. Gate burr/protrusion max. 0.006 inch.
- Ι. Datums A and B are to be determined at Datum H.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated